5秒后页面跳转
CN8330EPJC PDF预览

CN8330EPJC

更新时间: 2024-09-17 03:26:11
品牌 Logo 应用领域
科胜讯 - CONEXANT 控制器
页数 文件大小 规格书
101页 571K
描述
DS3/E3 Framer with 52 Mbps HDLC Controller

CN8330EPJC 数据手册

 浏览型号CN8330EPJC的Datasheet PDF文件第2页浏览型号CN8330EPJC的Datasheet PDF文件第3页浏览型号CN8330EPJC的Datasheet PDF文件第4页浏览型号CN8330EPJC的Datasheet PDF文件第5页浏览型号CN8330EPJC的Datasheet PDF文件第6页浏览型号CN8330EPJC的Datasheet PDF文件第7页 
CN8330  
DS3/E3 Framer with 52 Mbps HDLC Controller  
The CN8330 is an integral DS3/E3 framer designed to support the transmission  
formats defined by ANSI T1.107-1988, T1.107a-1989, T1.404, and ITU-T G.751  
standards. All maintenance features required by Bellcore TR-TSY-000009 and AT&T  
PUB 54014 are provided. In addition, the CN8330 can be optionally configured as a  
High-Level Data Link Controller (HDLC) usable with or without DS3/E3 framing  
overhead.  
The CN8330 provides framing recovery for M13, C-bit parity, Syntran, and G.751  
E3 formatted signals. A First In First Out (FIFO) buffer in the receive path can be  
enabled to reduce jitter on the incoming data. Transmit and receive data is available to  
the host in either serial or parallel byte and nibble formats. Access is provided to the  
terminal data link and the Far End Alarm/Control (FEAC) channel, as specified in  
T1.107a-1989. Counters are included for frame-bit errors, Line Code Violations  
(LCVs), parity errors, and Far End Block Errors (FEBEs).  
Distinguishing Features  
Supports DS3/E3 framing modes  
Includes high-speed HDLC controller  
(52 MHz)  
Framing recovery for M13, C-bit  
parity, Syntran, and G.751 E3 signals  
Serial or parallel (octet or nibble)  
interface modes  
Average reframe time of less than  
1 ms for DS3 and less than 250 µs  
for E3  
Supports the LAPD terminal data link  
and FEAC channel as defined in  
T1.107a-1989  
Two operational modes are available: microprocessor and stand-alone monitor  
control modes. The microprocessor control mode monitors all status conditions and  
provides configuration control. The stand-alone monitor mode allows the CN8330 to  
operate as a monitor providing status and alarm information on external pins.  
68-pin PLCC or 80-pin MQFP  
surface-mount package  
Operates from a single +5 VDC ±5%  
power supply  
Low-power CMOS technology  
Functional Block Diagram  
Applications  
Digital PCM switches  
Digital Cross-Connect Systems  
Channel Service Units (CSUs)  
Channel extenders  
ATM Switches/Concentrators  
PBXs  
Switched Multimegabit Digital  
Service (SMDS) Equipment  
Test equipment  
Bypass  
RXPOS  
RXNEG  
DS3CKI  
RXMSY  
CBITO  
Unipolar  
Conversion  
FIFO  
M
U
X
Framing  
Recovery  
RXCCK  
TXCKI  
RXDAT  
RXCLK  
FIFO  
Enable  
Routers (including HSSI ports)  
Overhead/  
Data Link  
Processing  
Status  
Source  
Loopback  
RDAT[7:0]  
RXBCK  
Status  
PPDL  
Receiver  
M
U
X
TXPOS  
TXNEG  
TCLKO  
TXBCK  
Framing/  
Overhead  
Insertion  
PPDL  
Transmitter  
Bipolar  
Encoder  
TDAT[7:0]  
Overhead/  
Data Link  
Processing  
TXCCK  
CBITI  
Line  
Loopback  
TXCKI  
TXDATI  
TXSYI  
AD[7:0]  
Control  
To/From  
All Blocks  
Microprocessor  
Interface  
Data Sheet  
100441E  
October 13, 1999  

与CN8330EPJC相关器件

型号 品牌 获取价格 描述 数据表
CN8330EPJD CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8331 PULSE

获取价格

T3/DS3/E3/STS-1 TRANSFORMERS
CN8332 PULSE

获取价格

T3/DS3/E3/STS-1 TRANSFORMERS
CN8332EXF ETC

获取价格

PCM Transceiver
CN8333 PULSE

获取价格

T3/DS3/E3/STS-1 TRANSFORMERS
CN8333EXF ETC

获取价格

PCM Transceiver
CN8380 CONEXANT

获取价格

integrated quad line interface unit unit for both 1.544 Mbps (T1) and 2.048 Mbps (E1) appl
CN8380EPF CONEXANT

获取价格

integrated quad line interface unit unit for both 1.544 Mbps (T1) and 2.048 Mbps (E1) appl
CN8394KTF ETC

获取价格

Framer/Formatter
CN8398EVM CONEXANT

获取价格

integrated quad line interface unit unit for both 1.544 Mbps (T1) and 2.048 Mbps (E1) appl