5秒后页面跳转
CN8474AEPF PDF预览

CN8474AEPF

更新时间: 2024-11-06 22:28:43
品牌 Logo 应用领域
科胜讯 - CONEXANT 通信控制器
页数 文件大小 规格书
221页 2104K
描述
Multichannel Synchronous Communications Controller (MUSYCC?)

CN8474AEPF 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:PLASTIC, MQFP-208针数:208
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.92JESD-30 代码:S-PQFP-G208
JESD-609代码:e0长度:28 mm
功能数量:1端子数量:208
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:FQFP
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:4.07 mm标称供电电压:2.5 V
表面贴装:YES技术:CMOS
电信集成电路类型:INTERFACE CIRCUIT温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:28 mm

CN8474AEPF 数据手册

 浏览型号CN8474AEPF的Datasheet PDF文件第2页浏览型号CN8474AEPF的Datasheet PDF文件第3页浏览型号CN8474AEPF的Datasheet PDF文件第4页浏览型号CN8474AEPF的Datasheet PDF文件第5页浏览型号CN8474AEPF的Datasheet PDF文件第6页浏览型号CN8474AEPF的Datasheet PDF文件第7页 
Advance Information  
This document contains information on a product under development. The parametric information  
contains target parameters that are subject to change.  
CN8478/CN8474A/CN8472A/CN8471A  
Multichannel Synchronous Communications Controller (MUSYCC™)  
Distinguishing Features  
Product Description  
256-, 128-, 64-, or 32-channel HDLC  
controller  
The CN8478, CN8474A, CN8472A, and CN8471A are advanced Multichannel  
Synchronous Communication Controllers (MUSYCCs) that format and deformat up  
to 256 (CN8478), 128 (CN8474A), 64 (CN8472A), or 32 (CN8471A) HDLC  
channels in a single CMOS integrated circuit. MUSYCC operates at Layer 2 of the  
Open Systems Interconnection (OSI) protocol reference model. MUSYCC provides  
a comprehensive, high-density solution for processing HDLC channels for  
internetworking applications such as Frame Relay, ISDN D-channel signaling,  
X.25, Signaling System 7 (SS7), DXI, ISUP, and LAN/WAN data transport. Under  
minimal host supervision, MUSYCC manages a linked list of channel data buffers  
in host memory by performing Direct Memory Access (DMA) of the HDLC  
channels.  
OSI Layer 2 protocol support  
General purpose HDLC (ISO 3309)  
X.25 (LAPB)  
Frame relay (LAPF/ANSI T1.618)  
ISDN D-channel (LAPD/Q.921)  
SS7 support  
8, 4, 2, or 1 independent serial interfaces  
which support  
T1/E1 data streams  
DC to 8.192 Mbps TDM busses  
Configurable logical channels  
MUSYCC interfaces with eight independent serial data streams, such as T1/E1  
signals, and then transfers data across the popular 32-bit Peripheral Component  
Interface (PCI) bus to system memory at a rate of up to 66 MHz. Each serial  
interface can be operated at up to 8.192 MHz. Logical channels can be mapped as  
any combination of DS0 time slots to support ISDN hyperchannels (Nx64 kbps) or  
as any number of bits in a DS0 for subchanneling applications (Nx8 kbps).  
MUSYCC also includes a 32-bit expansion port for bridging the PCI bus to local  
microprocessors or peripherals. A JTAG port enables boundary-scan testing to  
replace bed-of-nails board testing.  
Standard DS0 (56, 64 kbps)  
Hyperchannel (Nx64)  
Subchannel (Nx8)  
Per-channel protocol mode selection  
16-bit FCS mode  
32-bit FCS mode  
SS7 mode (16-bit FCS)  
Transparent mode (unformatted data)  
Per-channel DMA buffer management  
Linked list data structures  
Device drivers for Linux, VxWorks®, and pSOSoperating systems are  
available under a no-fee license agreement from Conexant. The device drivers  
include C source code and supporting software documents.  
Variable size transmit/receive FIFO  
Per-channel message length check  
Select no length checking  
Select from two 12-bit registers to  
compare message length  
Maximum length 16,384 Bytes  
Functional Block Diagram  
Direct PCI bus interface  
Channel Group 0 – Serial Interface  
Host  
Interface  
32-bit, 66 or 33 MHz operation  
Bus master and slave operation  
PCI Version 2.1  
DMA  
Controller  
Tx/Rx-DMAC  
Bit-Level  
Processor  
Tx/Rx-BLP  
Port  
Interface  
Tx/Rx  
Interrupt  
Controller  
Local Expansion Bus interface (EBUS)  
Device  
Configuration  
Registers  
32-bit multiplexed address/data bus  
Burst access up to 64 Bytes  
Channel Group 1 – Serial Interface  
Channel Group 2 – Serial Interface  
Channel Group 3 – Serial Interface  
Channel Group 4 – Serial Interface  
Channel Group 5 – Serial Interface  
Channel Group 6 – Serial Interface  
Low power, 3.3/2.5 V CMOS operation  
JTAG boundary scan access port  
208-pin PQFP/surface-mount package  
BGA  
PCI  
Interface  
Applications  
ISDN basic-rate or primary-rate interfaces  
ISDN D-channel controller  
Routers  
Cellular base station switch controller  
CSU/DSU  
Protocol converter  
Packet data switch  
Frame relay switches/Frame Relay Access  
Devices (FRAD)  
PCI  
Configuration  
Space  
(Function 0)  
Channel Group 7 – Serial Interface  
Note: Number of serial interfaces is device-dependent.  
PCI  
Configuration  
Space  
Boundary Scan and Test Access  
Expanion Bus Interface  
(Function 1)  
DXI network interface  
Distributed packet-based communications  
system  
Access multiplexer/concentrator  
100660E  
Conexant  

与CN8474AEPF相关器件

型号 品牌 获取价格 描述 数据表
CN8474AKPF ETC

获取价格

Industrial Control IC
CN8478 CONEXANT

获取价格

Multichannel Synchronous Communications Controller (MUSYCC?)
CN8478AEPF ETC

获取价格

Industrial Control IC
CN8478AKPF ETC

获取价格

Industrial Control IC
CN8478EBG CONEXANT

获取价格

Multichannel Synchronous Communications Controller (MUSYCC?)
CN8478EPF CONEXANT

获取价格

Multichannel Synchronous Communications Controller (MUSYCC?)
CN8550 CDIL

获取价格

Transistor
CN8550C ETC

获取价格

BJT
CN8550D ETC

获取价格

BJT
CN8A EIC

获取价格

CELL RECTIFIER DIODES