Datasheet > CDCE6214RGER

CDCE6214RGER

更新时间： 2023-09-03 20:35:56

品牌	Logo	应用领域
德州仪器 - TI		时钟时钟发生器
页数	文件大小	规格书
55页	5707K
描述
具有一个 PLL、四个差分输出的超低功耗时钟发生器 \| RGE \| 24 \| -40 to 105

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CDCE6214RGER 数据手册

Support &

Community

Product

Folder

Order

Now

Tools &

Software

Technical

Documents

CDCE6214

SNAS811 –JULY 2020

CDCE6214 Ultra-Low Power Clock Generator With One PLL, Four Differential Outputs,

Two Inputs, and Internal EEPROM

1 Features

–

Integrated EEPROM with two pages and

external select pin. In-situ programming

allowed.

•

Configurable high performance, low-power, frac-N

PLL with RMS jitter with spurs (12 kHz – 20 MHz,

F_out> 100 MHz) as:

•

Supports 100-Ω systems

Low electromagnetic emissions

Small footprint: 24-pin VQFN (4 mm × 4 mm)

–

Integer mode:

–

Differential output: 350 fs typical, 600 fs

maximum

2 Applications

–

LVCMOS output: 1.05 ps typical, 1.5 ps

maximum

•

PCIe Gen 1 - Gen 5 clocking

Data Center & Enterprise Computing, PC &

Notebook

Fractional mode:

–

Differential output: 1.7 ps typical, 2.1 ps

maximum

•

Enterprise Machine - Multi-Function Printer

Test & Measurement, Handheld Equipment

–

LVCMOS output: 2.0 ps typical, 4.0 ps

maximum

3 Description

•

Supports PCIe Gen1/2/3/4 with SSC and Gen

1/2/3/4/5 without SSC

The CDCE6214 is a four-channel, ultra-low power,

medium grade jitter, clock generator that can

generate five independent clock outputs selectable

between various modes of drivers. The input source

could be a single-ended or differential input clock

source, or a crystal. The CDCE6214 features a frac-N

PLL to synthesize unrelated base frequency from any

input frequency. The CDCE6214 can be configured

through the I²C interface. In the absence of the serial

interface, the GPIO pins can be used in Pin Mode to

configure the product into distinctive configurations.

•

2.335-GHz to 2.625-GHz internal VCO

Typical power consumption: 65 mA for 4-output

channel, 23 mA for 1-output channel.

•

Universal clock input, two reference inputs for

redundancy

–

Differential AC-coupled or LVCMOS: 10 MHz

to 200 MHz

–

Crystal: 10 MHz to 50 MHz

Flexible output clock distribution

Device Information⁽¹⁾

–

4 channel dividers: Up to 5 unique output

frequencies from 24 kHz to 328.125 MHz

PART NUMBER

PACKAGE

BODY SIZE (NOM)

CDCE6214

VQFN (24)

4.00 mm × 4.00 mm

Combination of LVDS-like, LP-HCSL or

LVCMOS outputs on OUT0 – OUT4 pins

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

Glitchless output divider switching and output

channel synchronization

Application Example CDCE6214

Individual output enable through GPIO and

Voltage Domain

1.8V / 2.5V / 3.3V

FPGA

•

Frequency margining options

–

DCO mode: frequency increment/decrement

with 10ppb or less step-size

Crystal

D_DA_AC_C

Voltage Domain

1.8V / 2.5V / 3.3V

CDCE6214

•

Fully-integrated, configurable loop bandwidth: 100

kHz to 1.6 MHz

MCU

Single or mixed supply for level translation: 1.8

V/2.5 V/3.3 V

Ethernet

LVCMOS

Crystal Copy

PCIe

Voltage Domain

1.8V / 2.5V / 3.3V

Configurable GPIOs and flexible configuration

options

–

I²C-compatible interface: up to 400 kHz

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

12 3 4 5 6 7...55

中文翻译

下载PDF

与CDCE6214RGER相关器件

型号	品牌	获取价格	描述	数据表
CDCE6214RGET	TI	获取价格	具有一个 PLL、四个差分输出的超低功耗时钟发生器 \| RGE \| 24 \| -40 to
CDCE6214TWRGERQ1	TI	获取价格	支持第 1-5 代 PCIe 且具有 2 个输入、4 个输出和内部 EEPROM 的超低功
CDCE6214TWRGETQ1	TI	获取价格	支持第 1-5 代 PCIe 且具有 2 个输入、4 个输出和内部 EEPROM 的超低功
CDCE706	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER / MULTIPLIER / DIVIDER
CDCE706_10	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE706PW	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE706PWG4	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE706PWR	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE706PWRG4	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE72010	TI	获取价格	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor

与CDCE6214RGER相关文章

芯片底部填充工艺：提升电子设备可靠性的关键步骤
2024-08-14

44
REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

115
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

160
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

144

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCE6214RGER

CDCE6214RGER 数据手册

与CDCE6214RGER相关器件

与CDCE6214RGER相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCE6214RGER

CDCE6214RGER 数据手册

与CDCE6214RGER相关器件

与CDCE6214RGER相关文章

您还可以找

您在本页遇到什么问题？