Datasheet > CDCE706_10

CDCE706_10

更新时间： 2024-11-18 06:47:07

品牌	Logo	应用领域
德州仪器 - TI		时钟
页数	文件大小	规格书
40页	1007K
描述
PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CDCE706_10 数据手册

CDCE706

www.ti.com ........................................................................................................................................... SCAS815I–OCTOBER 2005–REVISED NOVEMBER 2008

PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER

FEATURES

TERMINAL ASSIGNMENT

•

High-Performance 3:6 PLL-Based Clock

Synthesizer/Multiplier/Divider

PW Package

(Top View)

•

User-Programmable PLL Frequencies

EEPROM Programming Without the Need to

Apply High Programming Voltage

S0/A0/CLK_SEL

S1/A1

•

Easy In-Circuit Programming via SMBus Data

Interface

V_CC

V_CCOUT2

GND

CLK_IN0

Wide PLL Divider Ratio Allows 0-ppm Output

Clock Error

CLK_IN1

V_CC

V_CCOUT1

Clock Inputs Accept a Crystal, a Single-Ended

LVCMOS, or a Differential Input Signal

GND

SDATA

SCLOCK

Accepts Crystal Frequencies From 8 MHz to

54 MHz

P0087-01

Accepts LVCMOS or Differential Input

Frequencies up to 200 MHz

DESCRIPTION

Two Programmable Control Inputs [S0/S1,

A0/A1] for User-Defined Control Signals

The CDCE706 is one of the smallest and most

powerful PLL synthesizer/multiplier/dividers available

today. Despite its small physical outline, the

CDCE706 is very flexible. It has the capability to

produce an almost independent output frequency

from a given input frequency.

Six LVCMOS Outputs With Output Frequencies

up to 300 MHz

LVCMOS Outputs Can Be Programmed for

Complementary Signals

Free Selectable Output Frequency via

Programmable Output Switching Matrix [6×6]

Including 7-Bit Post-Divider for Each Output

The input frequency can be derived from an

LVCMOS, differential input clock, or single crystal.

The appropriate input waveform can be selected via

the SMBus data interface controller.

•

PLL Loop Filter Components Integrated

Low Period Jitter (Typically 60 ps)

To achieve an independent output frequency, the

reference divider M and the feedback divider N for

each PLL can be set to values from 1 to 511 for the

M-divider and from 1 to 4095 for the N-divider. The

PLL-VCO (voltage controlled oscillator) frequency

then is routed from the programmable output

switching matrix to any of the six outputs. The

switching matrix includes an additional 7-bit

post-divider (1 to 127) and an inverting logic for each

output.

Features Spread-Spectrum Clocking (SSC) for

Lowering System EMI

•

Programmable Output Slew-Rate Control

(SRC) for Lowering System EMI

•

3.3-V Device Power Supply

Industrial Temperature Range –40°C to 85°C

Development and Programming Kit for Easy

PLL Design and Programming (TI ClockPro

Software)

The deep M/N divider ratio allows the generation of

zero-ppm clocks from any reference input frequency

(e.g., 27 MHz).

•

Packaged in 20-Pin TSSOP

The CDCE706 includes three PLLs; of those, one

supports spread-spectrum clocking (SSC). PLL1,

PLL2, and PLL3 are designed for frequencies up to

300 MHz and optimized for zero-ppm applications

with wide divider factors.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...40

中文翻译

下载PDF

与CDCE706_10相关器件

型号	品牌	获取价格	描述	数据表
CDCE706PW	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE706PWG4	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE706PWR	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE706PWRG4	TI	获取价格	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER
CDCE72010	TI	获取价格	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010_09	TI	获取价格	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCR	TI	获取价格	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCRG4	TI	获取价格	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCT	TI	获取价格	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCTG4	TI	获取价格	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor

与CDCE706_10相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

18
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCE706_10

CDCE706_10 数据手册

与CDCE706_10相关器件

与CDCE706_10相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCE706_10

CDCE706_10 数据手册

与CDCE706_10相关器件

与CDCE706_10相关文章

您还可以找

您在本页遇到什么问题？