5秒后页面跳转
CDCE706PWRG4 PDF预览

CDCE706PWRG4

更新时间: 2024-01-06 09:26:28
品牌 Logo 应用领域
德州仪器 - TI 晶体时钟发生器微控制器和处理器外围集成电路光电二极管信息通信管理
页数 文件大小 规格书
40页 1007K
描述
PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER

CDCE706PWRG4 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP-20针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.28Is Samacsys:N
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm湿度敏感等级:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:300 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260主时钟/晶体标称频率:200 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
最大压摆率:115 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, VIDEO
Base Number Matches:1

CDCE706PWRG4 数据手册

 浏览型号CDCE706PWRG4的Datasheet PDF文件第2页浏览型号CDCE706PWRG4的Datasheet PDF文件第3页浏览型号CDCE706PWRG4的Datasheet PDF文件第4页浏览型号CDCE706PWRG4的Datasheet PDF文件第5页浏览型号CDCE706PWRG4的Datasheet PDF文件第6页浏览型号CDCE706PWRG4的Datasheet PDF文件第7页 
CDCE706  
www.ti.com ........................................................................................................................................... SCAS815IOCTOBER 2005REVISED NOVEMBER 2008  
PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER  
1
FEATURES  
TERMINAL ASSIGNMENT  
High-Performance 3:6 PLL-Based Clock  
Synthesizer/Multiplier/Divider  
PW Package  
(Top View)  
User-Programmable PLL Frequencies  
EEPROM Programming Without the Need to  
Apply High Programming Voltage  
S0/A0/CLK_SEL  
S1/A1  
1
2
3
4
5
6
7
8
9
10  
Y5  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
Y4  
Easy In-Circuit Programming via SMBus Data  
Interface  
VCC  
VCCOUT2  
GND  
GND  
Y3  
CLK_IN0  
Wide PLL Divider Ratio Allows 0-ppm Output  
Clock Error  
CLK_IN1  
VCC  
Y2  
VCCOUT1  
Clock Inputs Accept a Crystal, a Single-Ended  
LVCMOS, or a Differential Input Signal  
GND  
GND  
Y1  
SDATA  
SCLOCK  
Accepts Crystal Frequencies From 8 MHz to  
54 MHz  
Y0  
P0087-01  
Accepts LVCMOS or Differential Input  
Frequencies up to 200 MHz  
DESCRIPTION  
Two Programmable Control Inputs [S0/S1,  
A0/A1] for User-Defined Control Signals  
The CDCE706 is one of the smallest and most  
powerful PLL synthesizer/multiplier/dividers available  
today. Despite its small physical outline, the  
CDCE706 is very flexible. It has the capability to  
produce an almost independent output frequency  
from a given input frequency.  
Six LVCMOS Outputs With Output Frequencies  
up to 300 MHz  
LVCMOS Outputs Can Be Programmed for  
Complementary Signals  
Free Selectable Output Frequency via  
Programmable Output Switching Matrix [6×6]  
Including 7-Bit Post-Divider for Each Output  
The input frequency can be derived from an  
LVCMOS, differential input clock, or single crystal.  
The appropriate input waveform can be selected via  
the SMBus data interface controller.  
PLL Loop Filter Components Integrated  
Low Period Jitter (Typically 60 ps)  
To achieve an independent output frequency, the  
reference divider M and the feedback divider N for  
each PLL can be set to values from 1 to 511 for the  
M-divider and from 1 to 4095 for the N-divider. The  
PLL-VCO (voltage controlled oscillator) frequency  
then is routed from the programmable output  
switching matrix to any of the six outputs. The  
switching matrix includes an additional 7-bit  
post-divider (1 to 127) and an inverting logic for each  
output.  
Features Spread-Spectrum Clocking (SSC) for  
Lowering System EMI  
Programmable Output Slew-Rate Control  
(SRC) for Lowering System EMI  
3.3-V Device Power Supply  
Industrial Temperature Range –40°C to 85°C  
Development and Programming Kit for Easy  
PLL Design and Programming (TI ClockPro  
Software)  
The deep M/N divider ratio allows the generation of  
zero-ppm clocks from any reference input frequency  
(e.g., 27 MHz).  
Packaged in 20-Pin TSSOP  
The CDCE706 includes three PLLs; of those, one  
supports spread-spectrum clocking (SSC). PLL1,  
PLL2, and PLL3 are designed for frequencies up to  
300 MHz and optimized for zero-ppm applications  
with wide divider factors.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2005–2008, Texas Instruments Incorporated  

CDCE706PWRG4 替代型号

型号 品牌 替代类型 描述 数据表
CDCE706PWR TI

类似代替

PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER

与CDCE706PWRG4相关器件

型号 品牌 获取价格 描述 数据表
CDCE72010 TI

获取价格

Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010_09 TI

获取价格

Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCR TI

获取价格

Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCRG4 TI

获取价格

Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCT TI

获取价格

Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010RGCTG4 TI

获取价格

Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE813-Q1 TI

获取价格

具有 2.5V 和 3.3V 输出的可编程 1-PLL 时钟合成器和抖动消除器
CDCE813QPWRQ1 TI

获取价格

具有 2.5V 和 3.3V 输出的可编程 1-PLL 时钟合成器和抖动消除器 | PW
CDCE813R02TPWRQ1 TI

获取价格

具有 2.5V 和 3.3V 输出的可编程 1-PLL 时钟合成器和抖动消除器 | PW
CDCE906 TI

获取价格

PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER / MULTIPLIER / DIVIDER