Micro PMU with 0.8 A Buck, Two 300 mA LDOs
Supervisory, Watchdog and Manual Reset
ADP5042
HIGH LEVEL BLOCK DIAGRAM
FEATURES
Input voltage range: 2.3 V to 5.5 V
One 0.8 A buck regulator
Two 300 mA LDOs
20-lead, 4 mm × 4 mm LFCSP package
Initial regulator accuracy: 1ꢀ
Overcurrent and thermal protection
Soft start
R
= 30Ω
FILT
AVIN
L1
1µH
AVIN
VIN1
SW
V
AT
OUT1
800mA
VOUT1
PGND
VIN1 = 2.3V
TO 5.5V
C6
BUCK
EN_BK
10µF
C5
4.7µF
ON
ON
FPWM
MODE
EN1
OFF
OFF
PSM/PWM
VOUT2
V
AT
OUT2
300mA
LDO1
(DIGITAL)
VIN2
VIN2 = 1.7V
TO 5.5V
C1
1µF
C2
1µF
EN_LDO1
WSTAT
nRSTO
EN2
AVIN
Undervoltage lockout
WDI1
WDI2
MR
Open drain processor reset with threshold monitoring
1.5ꢀ threshold accuracy over the full temperate range
Guaranteed reset output valid to VCC = 1 V
Dual watchdog for secure systems
Watchdog 1 controls reset
ON
EN3
OFF
EN_LDO2
VOUT3
V
AT
VIN3
VIN3 = 1.7V
TO 5.5V
OUT3
300mA
LDO2
(ANALOG)
C3
1µF
C4
1µF
AGND
Watchdog 2 controls reset and regulators power cycle
Buck key specifications
Figure 1.
Current mode topology for excellent transient response
3 MHz operating frequency
Uses tiny multilayer inductors and capacitors
Mode pin selects forced PWM or auto PFM/PSM modes
100ꢀ duty cycle low dropout mode
LDOs key specifications
Low VIN from 1.7 V to 5.5 V
Stable with1 μF ceramic output capacitors
High PSRR, 60 dB PSRR up to 1 kHz/10 kHz
Low output noise
110 μV rms typical output noise at VOUT = 2.8 V
Low dropout voltage: 150 mV at 300 mA load
−40°C to +125°C junction temperature range
GENERAL DESCRIPTION
The ADP5042 combines one high performance buck regulator
and two low dropout regulators (LDO) in a small 20-lead
LFCSP to meet demanding performance and board space
requirements.
The low quiescent current, low dropout voltage, and wide input
voltage range of the ADP5042 LDOs extend the battery life of
portable devices. The two LDOs maintain power supply
rejection greater than 60 dB for frequencies as high as 10 kHz
while operating with a low headroom voltage.
The high switching frequency of the buck regulator enables
use of tiny multilayer external components and minimizes the
board space.
Each regulator is activated by a high level on the respective
enable pin. The ADP5042 is available with factory programmable
default output voltages and can be set to a wide range of options.
The MODE pin selects the buck mode of operation. When set
to logic high, the buck regulators operate in forced PWM mode.
When the MODE pin is set to logic low, the buck regulators
operate in PWM mode when the load is around the nominal
value. When the load current falls below a predefined threshold
the regulator operates in power save mode (PSM) improving
the light-load efficiency.
The ADP5042 contains supervisory circuits that monitor
power supply voltage levels and code execution integrity in
microprocessor-based systems. They also provide power-on
reset signals. An on-chip dual watchdog timer can reset the
microprocessor or power cycle the system (Watchdog 2) if it
fails to strobe within a preset timeout period.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2010 Analog Devices, Inc. All rights reserved.