Datasheet > ADN4656BRWZ-RL7

ADN4656BRWZ-RL7

更新时间： 2024-11-06 00:51:59

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
25页	732K
描述
5 kV RMS and 3.75 kV RMS, Dual-Channel LVDS Gigabit Isolators

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADN4656BRWZ-RL7 数据手册

5 kV RMS and 3.75 kV RMS,

Dual-Channel LVDS Gigabit Isolators

Data Sheet

ADN4654/ADN4655/ADN4656

FEATURES

FUNCTIONAL BLOCK DIAGRAMS

IN1

IN2

5 kV rms and 3.75 kV rms LVDS isolators

Complies with TIA/EIA-644-A LVDS standard

Multiple dual-channel configurations

Any data rate up to 1.1 Gbps switching with low jitter

4 ns typical propagation delay

ADN4654

ISOLATION

BARRIER

LDO

DD2

DD1

IN1+

IN1–

OUT1+

OUT1–

2.6 ps rms typical random jitter, rms

LVDS

DIGITAL ISOLATOR

LVDS

90 ps typical peak-to-peak total jitter at 1.1 Gbps

2.5 V or 3.3 V supplies

IN2+

OUT2+

OUT2–

IN2–

−75 dBc power supply ripple rejection, phase spur level

Glitch immunity

GND

8 kV IEC 61000-4-2 ESD protection across isolation barrier

High common-mode transient immunity: >25 kV/μs

Passes EN 55022 Class B radiated emissions limits with

1.1 Gbps PRBS

Safety and regulatory approvals (20-lead SOIC_W package)

UL (pending): 5000 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A (pending)

VDE certificate of conformity (pending)

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

Figure 1.

IN2

IN1

ADN4655

ISOLATION

BARRIER

LDO

DD2

DD1

IN1+

IN1–

OUT1+

OUT1–

LVDS

DIGITAL ISOLATOR

LVDS

OUT2+

IN2+

IN2–

OUT2–

_IORM= 424 V_PEAK

Fail-safe output high for open, short, and terminated input

conditions (ADN4655/ADN4656)

GND

Figure 2.

Operating temperature range: −40°C to +125°C

7.8 mm minimum creepage and clearance

IN1

IN2

ADN4656

ISOLATION

BARRIER

LDO

APPLICATIONS

DD1

DD2

Isolated video and imaging data

Analog front-end isolation

IN1+

OUT1+

OUT1–

IN1–

LVDS

DIGITAL ISOLATOR

LVDS

Data plane isolation

Isolated high speed clock and data links

OUT2+

IN2+

OUT2–

IN2–

GND

Figure 3.

GENERAL DESCRIPTION

The ADN4654/ADN4655/ADN4656¹are signal isolated, low

voltage differential signaling (LVDS) buffers that operate at up

to 1.1 Gbps with low jitter. The devices integrate Analog Devices,

Inc., iCoupler® technology, enhanced for high speed operation to

provide galvanic isolation of the TIA/EIA-644-A compliant LVDS

drivers and receivers. This integration allows drop-in isolation of

an LVDS signal chain.

the corresponding LVDS driver output when the inputs are

floating, shorted, or terminated but not driven.

For high speed operation with low jitter, the LVDS and isolator

circuits rely on a 2.5 V supply. An integrated on-chip low dropout

(LDO) regulator can provide the required 2.5 V from an external

3.3 V power supply. The devices are fully specified over a wide

industrial temperature range and come in a 20-lead, wide body

SOIC_W package with 5 kV rms isolation or in a 20-lead SSOP

package with 3.75 kV rms isolation.

The ADN4654/ADN4655/ADN4656 comprise multiple channel

configurations, and the LVDS receivers on the ADN4655 and

ADN4656 include a fail-safe mechanism to ensure a Logic 1 on

¹Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

Rev. C Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rightsof third parties that may result fromits use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks andregisteredtrademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Technical Support

www.analog.com

12 3 4 5 6 7...25

中文翻译

下载PDF

与ADN4656BRWZ-RL7相关器件

型号	品牌	获取价格	描述	数据表
ADN4661	ADI	获取价格	LVDS and M-LVDS Circuit Implementation Guide
ADN4661BRZ	ADI	获取价格	Single, 3 V, CMOS, LVDS, High Speed Differential Driver
ADN4661BRZ1	ADI	获取价格	Single, 3 V, CMOS, LVDS, High Speed Differential Driver
ADN4661BRZ-REEL7	ADI	获取价格	Single, 3 V, CMOS, LVDS, High Speed Differential Driver
ADN4661BRZ-REEL71	ADI	获取价格	Single, 3 V, CMOS, LVDS, High Speed Differential Driver
ADN4662	ADI	获取价格	LVDS and M-LVDS Circuit Implementation Guide
ADN4662BRZ	ADI	获取价格	Single, 3 V, CMOS, LVDS Differential Line Receiver
ADN4662BRZ-REEL7	ADI	获取价格	Single, 3 V, CMOS, LVDS Differential Line Receiver
ADN4663	ADI	获取价格	High Speed Differential Driver
ADN4663BRZ	ADI	获取价格	Dual, 3 V, CMOS, LVDS High Speed Differential Driver

与ADN4656BRWZ-RL7相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

ADN4656BRWZ-RL7

ADN4656BRWZ-RL7 数据手册

与ADN4656BRWZ-RL7相关器件

与ADN4656BRWZ-RL7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADN4656BRWZ-RL7

ADN4656BRWZ-RL7 数据手册

与ADN4656BRWZ-RL7相关器件

与ADN4656BRWZ-RL7相关文章

您还可以找

您在本页遇到什么问题？