ADCLK925BCPZ-WP

更新时间： 2024-11-27 12:53:19

品牌	Logo	应用领域
亚德诺 - ADI		时钟
页数	文件大小	规格书
16页	1104K
描述
Ultrafast SiGe ECL Clock/Data Buffers

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

ADCLK925BCPZ-WP 数据手册

Ultrafast SiGe

ECL Clock/Data Buffers

ADCLK905/ADCLK907/ADCLK925

FEATURES

TYPICAL APPLICATION CIRCUITS

95 ps propagation delay

7.5 GHz toggle rate

60 ps typical output rise/fall

REF

60 fs random jitter (RJ)

On-chip terminations at both input pins

Extended industrial temperature range: −40°C to +125°C

2.5 V to 3.3 V power supply (V_CC− V_EE)

APPLICATIONS

Clock and data signal restoration and level shifting

Automated test equipment (ATE)

High speed instrumentation

High speed line receivers

Threshold detection

Converter clocking

Figure 1. ADCLK905 ECL 1:1 Clock/Data Buffer

REF

V 1

GENERAL DESCRIPTION

The ADCLK905 (one input, one output), ADCLK907 (dual one

input, one output), and ADCLK925 (one input, two outputs) are

ultrafast clock/data buffers fabricated on the Analog Devices, Inc.,

proprietary XFCB3 silicon germanium (SiGe) bipolar process.

The ADCLK905/ADCLK907/ADCLK925 feature full-swing

emitter coupled logic (ECL) output drivers. For PECL (positive

ECL) operation, bias V_CCto the positive supply and V_EEto ground.

For NECL (negative ECL) operation, bias V_CCto ground and

V 2

REF

V_EEto the negative supply.

Figure 2. ADCLK907 ECL Dual 1:1 Clock/Data Buffer

The buffers offer 95 ps propagation delay, 7.5 GHz toggle rate,

10 Gbps data rate, and 60 fs random jitter (RJ).

The inputs have center tapped, 100 Ω, on-chip termination

resistors. A V_REFpin is available for biasing ac-coupled inputs.

REF

The ECL output stages are designed to directly drive 800 mV

each side into 50 Ω terminated to V_CC− 2 V for a total

differential output swing of 1.6 V.

The ADCLK905/ADCLK907/ADCLK925 are available in

16-lead LFCSP packages.

Figure 3. ADCLK925 ECL 1:2 Clock/Data Fanout Buffer

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...16

中文翻译

下载PDF

ADCLK925BCPZ-WP 替代型号

型号	品牌	替代类型	描述	数据表
ADCLK925BCPZ-R2	ADI	类似代替	Ultrafast SiGe ECL Clock/Data Buffers
ADCLK925BCPZ-R7	ADI	类似代替	Ultrafast SiGe ECL Clock/Data Buffers

与ADCLK925BCPZ-WP相关器件

型号	品牌	获取价格	描述	数据表
ADCLK944	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944/PCBZ	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944BCPZ-R2	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944BCPZ-R7	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944BCPZ-WP	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946/PCBZ	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946BCPZ	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946BCPZ-REEL7	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948	ADI	获取价格	Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer

与ADCLK925BCPZ-WP相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

63
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

60

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK925BCPZ-WP

ADCLK925BCPZ-WP 数据手册

ADCLK925BCPZ-WP 替代型号

与ADCLK925BCPZ-WP相关器件

与ADCLK925BCPZ-WP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK925BCPZ-WP

ADCLK925BCPZ-WP 数据手册

ADCLK925BCPZ-WP 替代型号

与ADCLK925BCPZ-WP相关器件

与ADCLK925BCPZ-WP相关文章

您还可以找

您在本页遇到什么问题？