ADCLK950/PCBZ

更新时间： 2024-11-27 06:36:19

品牌	Logo	应用领域
亚德诺 - ADI		半导体时钟
页数	文件大小	规格书
12页	368K
描述
Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADCLK950/PCBZ 数据手册

Two Selectable Inputs, 10 LVPECL Outputs,

SiGe Clock Fanout Buffer

ADCLK950

FEATURES

FUNCTIONAL BLOCK DIAGRAM

2 selectable differential inputs

4.8 GHz operating frequency

75 fs rms broadband random jitter

On-chip input terminations

3.3 V power supply

LVPECL

ADCLK950

APPLICATIONS

Low jitter clock distribution

Clock and data signal restoration

Level translation

REFERENCE

Wireless communications

REF

Wired communications

Medical and industrial imaging

ATE and high performance instrumentation

V 0

CLK0

GENERAL DESCRIPTION

The ADCLK950 is an ultrafast clock fanout buffer fabricated

on the Analog Devices, Inc., proprietary XFCB3 silicon german-

ium (SiGe) bipolar process. This device is designed for high

speed applications requiring low jitter.

V 1

CLK1

The device has two selectable differential inputs via the IN_SEL

control pin. Both inputs are equipped with center tapped,

differential, 100 Ω on-chip termination resistors. The inputs

accept dc-coupled LVPECL, CML, 3.3 V CMOS (single-ended),

and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A

IN_SEL

REFERENCE

REF

_REFx pin is available for biasing ac-coupled inputs.

The ADCLK950 features 10 full-swing emitter coupled logic

(ECL) output drivers. For LVPECL (positive ECL) operation,

bias V_CCto the positive supply and V_EEto ground. For ECL

operation, bias V_CCto ground and V_EEto the negative supply.

Figure 1.

The output stages are designed to directly drive 800 mV each

side into 50 Ω terminated to V_CC− 2 V for a total differential

output swing of 1.6 V.

The ADCLK950 is available in a 40-lead LFCSP and specified

for operation over the standard industrial temperature range of

−40°C to +85°C.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...12

中文翻译

下载PDF

与ADCLK950/PCBZ相关器件

型号	品牌	获取价格	描述	数据表
ADCLK950BCPZ	ADI	获取价格	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950BCPZ-REEL7	ADI	获取价格	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK954	ADI	获取价格	Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK954/PCBZ	ADI	获取价格	Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK954BCPZ	ADI	获取价格	Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK954BCPZ-REEL7	ADI	获取价格	Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCM-2650-0001	HP	获取价格	Agilent ADCM-2650-0001 Portrait VGA Resolution CMOS Camera Module
ADCM-2650-0001	AGILENT	获取价格	Agilent ADCM-2650-0001 Portrait VGA Resolution CMOS Camera Module
ADCMB-HSFMC-EV1Z	INTERSIL	获取价格	Dual 14-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC
ADCMP341	ADI	获取价格	Dual Comparators with 400mV Reference and programmable Hysteresis

与ADCLK950/PCBZ相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

63
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

60

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK950/PCBZ

ADCLK950/PCBZ 数据手册

与ADCLK950/PCBZ相关器件

与ADCLK950/PCBZ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK950/PCBZ

ADCLK950/PCBZ 数据手册

与ADCLK950/PCBZ相关器件

与ADCLK950/PCBZ相关文章

您还可以找

您在本页遇到什么问题？