5秒后页面跳转
ADCLK954BCPZ-REEL7 PDF预览

ADCLK954BCPZ-REEL7

更新时间: 2024-01-15 18:03:13
品牌 Logo 应用领域
亚德诺 - ADI 半导体逻辑集成电路驱动时钟
页数 文件大小 规格书
12页 294K
描述
Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer

ADCLK954BCPZ-REEL7 数据手册

 浏览型号ADCLK954BCPZ-REEL7的Datasheet PDF文件第2页浏览型号ADCLK954BCPZ-REEL7的Datasheet PDF文件第3页浏览型号ADCLK954BCPZ-REEL7的Datasheet PDF文件第4页浏览型号ADCLK954BCPZ-REEL7的Datasheet PDF文件第5页浏览型号ADCLK954BCPZ-REEL7的Datasheet PDF文件第6页浏览型号ADCLK954BCPZ-REEL7的Datasheet PDF文件第7页 
Two Selectable Inputs, 12 LVPECL Outputs,  
SiGe Clock Fanout Buffer  
ADCLK954  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
2 selectable differential inputs  
4.8 GHz operating frequency  
75 fs rms broadband random jitter  
On-chip input terminations  
3.3 V power supply  
LVPECL  
ADCLK954  
Q0  
Q0  
Q1  
Q1  
APPLICATIONS  
Q2  
Q2  
Low jitter clock distribution  
Clock and data signal restoration  
Level translation  
Q3  
V
0
REFERENCE  
REF  
Wireless communications  
Q3  
Wired communications  
Medical and industrial imaging  
ATE and high performance instrumentation  
Q4  
Q4  
V 0  
T
CLK0  
CLK0  
GENERAL DESCRIPTION  
Q5  
Q5  
V 1  
T
The ADCLK954 is an ultrafast clock fanout buffer fabricated on  
the Analog Devices, Inc., proprietary XFCB3 silicon germanium  
(SiGe) bipolar process. This device is designed for high speed  
applications requiring low jitter.  
CLK1  
CLK1  
Q6  
Q6  
Q7  
Q7  
The device has two selectable differential inputs via the IN_SEL  
control pin. Both inputs are equipped with center tapped,  
differential, 100 Ω on-chip termination resistors. The inputs  
accept dc-coupled LVPECL, CML, 3.3 V CMOS (single-ended),  
and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A  
IN_SEL  
Q8  
Q8  
V
1
REFERENCE  
REF  
Q9  
Q9  
V
REFx pin is available for biasing ac-coupled inputs.  
The ADCLK954 features 12 full-swing emitter coupled logic  
(ECL) output drivers. For LVPECL (positive ECL) operation,  
bias VCC to the positive supply and VEE to ground. For ECL  
operation, bias VCC to ground and VEE to the negative supply.  
Q10  
Q10  
Q11  
Q11  
The output stages are designed to directly drive 800 mV each  
side into 50 Ω terminated to VCC − 2 V for a total differential  
output swing of 1.6 V.  
Figure 1.  
The ADCLK954 is available in a 40-lead LFCSP and specified  
for operation over the standard industrial temperature range of  
−40°C to +85°C.  
Rev. A  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks are theproperty of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2009 Analog Devices, Inc. All rights reserved.  
 
 
 

与ADCLK954BCPZ-REEL7相关器件

型号 品牌 描述 获取价格 数据表
ADCM-2650-0001 HP Agilent ADCM-2650-0001 Portrait VGA Resolution CMOS Camera Module

获取价格

ADCM-2650-0001 AGILENT Agilent ADCM-2650-0001 Portrait VGA Resolution CMOS Camera Module

获取价格

ADCMB-HSFMC-EV1Z INTERSIL Dual 14-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC

获取价格

ADCMP341 ADI Dual Comparators with 400mV Reference and programmable Hysteresis

获取价格

ADCMP341_07 ADI Dual 0.275% Comparators and Reference with Programmable Hysteresis

获取价格

ADCMP341_15 ADI Comparators and Reference with Programmable Hysteresis

获取价格