5秒后页面跳转
ADCLK946BCPZ PDF预览

ADCLK946BCPZ

更新时间: 2024-11-27 06:36:19
品牌 Logo 应用领域
亚德诺 - ADI 时钟驱动器逻辑集成电路PC
页数 文件大小 规格书
12页 354K
描述
Six LVPECL Outputs, SiGe Clock Fanout Buffer

ADCLK946BCPZ 数据手册

 浏览型号ADCLK946BCPZ的Datasheet PDF文件第2页浏览型号ADCLK946BCPZ的Datasheet PDF文件第3页浏览型号ADCLK946BCPZ的Datasheet PDF文件第4页浏览型号ADCLK946BCPZ的Datasheet PDF文件第5页浏览型号ADCLK946BCPZ的Datasheet PDF文件第6页浏览型号ADCLK946BCPZ的Datasheet PDF文件第7页 
Six LVPECL Outputs,  
SiGe Clock Fanout Buffer  
ADCLK946  
FUNCTIONAL BLOCK DIAGRAM  
FEATURES  
4.8 GHz operating frequency  
75 fs rms broadband random jitter  
On-chip input terminations  
3.3 V power supply  
LVPECL  
ADCLK946  
Q0  
Q0  
V
REFERENCE  
REF  
Q1  
Q1  
Q2  
Q2  
Q3  
Q3  
Q4  
Q4  
Q5  
Q5  
V
T
APPLICATIONS  
CLK  
CLK  
Low jitter clock distribution  
Clock and data signal restoration  
Level translation  
Wireless communications  
Wired communications  
Medical and industrial imaging  
ATE and high performance instrumentation  
GENERAL DESCRIPTION  
Figure 1.  
The ADCLK946 is an ultrafast clock fanout buffer fabricated on  
the Analog Devices, Inc., proprietary XFCB3 silicon germanium  
(SiGe) bipolar process. This device is designed for high speed  
applications requiring low jitter.  
The device has a differential input equipped with center-tapped,  
differential, 100 Ω on-chip termination resistors. The input accepts  
dc-coupled LVPECL, CML, 3.3 V CMOS (single ended), and  
ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A VREF pin  
is available for biasing ac-coupled inputs.  
The ADCLK946 features six full-swing emitter-coupled logic  
(ECL) output drivers. For LVPECL (positive ECL) operation,  
bias VCC to the positive supply and VEE to ground. For ECL  
operation, bias VCC to ground and VEE to the negative supply.  
The ECL output stages are designed to directly drive 800 mV  
each side into 50 Ω terminated to VCC − 2 V for a total differen-  
tial output swing of 1.6 V.  
The ADCLK946 is available in a 24-lead LFCSP and is specified  
for operation over the standard industrial temperature range of  
−40°C to +85°C.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2009 Analog Devices, Inc. All rights reserved.  
 
 

ADCLK946BCPZ 替代型号

型号 品牌 替代类型 描述 数据表
ADCLK946BCPZ-REEL7 ADI

完全替代

Six LVPECL Outputs, SiGe Clock Fanout Buffer

与ADCLK946BCPZ相关器件

型号 品牌 获取价格 描述 数据表
ADCLK946BCPZ-REEL7 ADI

获取价格

Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948 ADI

获取价格

Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948/PCBZ ADI

获取价格

Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948BCPZ ADI

获取价格

Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948BCPZ-REEL7 ADI

获取价格

Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950 ADI

获取价格

Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950/PCBZ ADI

获取价格

Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950BCPZ ADI

获取价格

Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950BCPZ-REEL7 ADI

获取价格

Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK954 ADI

获取价格

Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer