ADCLK944BCPZ-WP

更新时间： 2024-11-27 06:36:19

品牌	Logo	应用领域
亚德诺 - ADI		时钟驱动器逻辑集成电路 PC
页数	文件大小	规格书
12页	217K
描述
2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

ADCLK944BCPZ-WP 数据手册

2.5 V/3.3 V, Four LVPECL Outputs,

SiGe Clock Fanout Buffer

ADCLK944

FUNCTIONAL BLOCK DIAGRAM

FEATURES

Operating frequency: 7.0 GHz

Broadband random jitter: 50 fs rms

On-chip input terminations

LVPECL

ADCLK944

Power supply (V_CC− V_EE): 2.5 V to 3.3 V

REF

REFERENCE

APPLICATIONS

Low jitter clock distribution

Clock and data signal restoration

Level translation

Wireless communications

Wired communications

CLK

Medical and industrial imaging

ATE and high performance instrumentation

Figure 1.

The ADCLK944 features four full-swing emitter-coupled logic

(ECL) output drivers. For LVPECL (positive ECL) operation,

bias V_CCto the positive supply and V_EEto ground. For ECL

operation, bias V_CCto ground and V_EEto the negative supply.

GENERAL DESCRIPTION

The ADCLK944 is an ultrafast clock fanout buffer fabricated on

the Analog Devices, Inc., proprietary XFCB3 silicon germanium

(SiGe) bipolar process. This device is designed for high speed

applications requiring low jitter.

The ECL output stages are designed to directly drive 800 mV

each side into 50 Ω terminated to V_CC− 2 V for a total differen-

tial output swing of 1.6 V.

The device has a differential input equipped with center-tapped,

differential, 100 Ω on-chip termination resistors. The input can

accept dc-coupled LVPECL, CML, 3.3 V CMOS (single-ended),

and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A V_REF

pin is available for biasing ac-coupled inputs.

The ADCLK944 is available in a 16-lead LFCSP and is specified

for operation over the standard industrial temperature range of

−40°C to +85°C.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...12

中文翻译

下载PDF

ADCLK944BCPZ-WP 替代型号

型号	品牌	替代类型	描述	数据表
ADCLK944BCPZ-R2	ADI	完全替代	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944BCPZ-R7	ADI	类似代替	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer

与ADCLK944BCPZ-WP相关器件

型号	品牌	获取价格	描述	数据表
ADCLK946	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946/PCBZ	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946BCPZ	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946BCPZ-REEL7	ADI	获取价格	Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948	ADI	获取价格	Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948/PCBZ	ADI	获取价格	Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948BCPZ	ADI	获取价格	Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948BCPZ-REEL7	ADI	获取价格	Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950	ADI	获取价格	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950/PCBZ	ADI	获取价格	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer

与ADCLK944BCPZ-WP相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

63
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

60

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK944BCPZ-WP

ADCLK944BCPZ-WP 数据手册

ADCLK944BCPZ-WP 替代型号

与ADCLK944BCPZ-WP相关器件

与ADCLK944BCPZ-WP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK944BCPZ-WP

ADCLK944BCPZ-WP 数据手册

ADCLK944BCPZ-WP 替代型号

与ADCLK944BCPZ-WP相关器件

与ADCLK944BCPZ-WP相关文章

您还可以找

您在本页遇到什么问题？