ADCLK914BCPZ-R7

更新时间： 2024-11-24 12:33:19

品牌	Logo	应用领域
亚德诺 - ADI		时钟
页数	文件大小	规格书
12页	304K
描述
Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

ADCLK914BCPZ-R7 数据手册

Ultrafast, SiGe, Open-Collector

HVDS Clock/Data Buffer

ADCLK914

FUNCTIONAL BLOCK DIAGRAM

FEATURES

7.5 GHz operating frequency

160 ps propagation delay

REF

100 ps output rise/fall

110 fs random jitter

On-chip input terminations

Extended industrial temperature range: −40°C to +125°C

3.3 V power supply (V_CC− V_EE

ADCLK914

50Ω

50Ω 50Ω

)

APPLICATIONS

Clock and data signal restoration

High speed converter clocking

Broadband communications

Cellular infrastructure

Figure 1.

High speed line receivers

ATE and high performance instrumentation

Level shifting

Threshold detection

GENERAL DESCRIPTION

The input has a center tapped, 100 Ω, on-chip termination

resistor and accepts LVPECL, CML, CMOS, LVTTL, or LVDS

(ac-coupled only). A V_REFpin is available for biasing ac-coupled

inputs.

The ADCLK914 is an ultrafast clock/data buffer fabricated on

the Analog Devices, Inc., proprietary, complementary bipolar

(XFCB-3) silicon-germanium (SiGe) process. The ADCLK914

features high voltage differential signaling (HVDS) outputs

suitable for driving the latest Analog Devices high speed digital-

to-analog converters (DACs). The ADCLK914 has a single,

differential open-collector output.

The HVDS output stage is designed to directly drive 1.9 V each

side into 50 Ω terminated to V_CCfor a total differential output

swing of 3.8 V.

The ADCLK914 buffer operates up to 7.5 GHz with a 160 ps

propagation delay and adds only 110 fs random jitter (RJ).

The ADCLK914 is available in a 16-lead LFCSP. It is specified

for operation over the extended industrial temperature range of

−40°C to +125°C.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...12

中文翻译

下载PDF

ADCLK914BCPZ-R7 替代型号

型号	品牌	替代类型	描述	数据表
ADCLK914BCPZ-WP	ADI	完全替代	Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer
ADCLK914BCPZ-R2	ADI	完全替代	Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

与ADCLK914BCPZ-R7相关器件

型号	品牌	获取价格	描述	数据表
ADCLK914BCPZ-WP	ADI	获取价格	Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer
ADCLK925	ADI	获取价格	Ultrafast SiGe ECL Clock/Data Buffers
ADCLK925_15	ADI	获取价格	Ultrafast SiGe ECL Clock/Data Buffers
ADCLK925BCPZ-R2	ADI	获取价格	Ultrafast SiGe ECL Clock/Data Buffers
ADCLK925BCPZ-R7	ADI	获取价格	Ultrafast SiGe ECL Clock/Data Buffers
ADCLK925BCPZ-WP	ADI	获取价格	Ultrafast SiGe ECL Clock/Data Buffers
ADCLK944	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944/PCBZ	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944BCPZ-R2	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK944BCPZ-R7	ADI	获取价格	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer

与ADCLK914BCPZ-R7相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK914BCPZ-R7

ADCLK914BCPZ-R7 数据手册

ADCLK914BCPZ-R7 替代型号

与ADCLK914BCPZ-R7相关器件

与ADCLK914BCPZ-R7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADCLK914BCPZ-R7

ADCLK914BCPZ-R7 数据手册

ADCLK914BCPZ-R7 替代型号

与ADCLK914BCPZ-R7相关器件

与ADCLK914BCPZ-R7相关文章

您还可以找

您在本页遇到什么问题？