5秒后页面跳转
9DBL02 PDF预览

9DBL02

更新时间: 2022-02-26 11:00:07
品牌 Logo 应用领域
艾迪悌 - IDT PC
页数 文件大小 规格书
19页 300K
描述
2-output 3.3V PCIe Zero-Delay Buffer

9DBL02 数据手册

 浏览型号9DBL02的Datasheet PDF文件第7页浏览型号9DBL02的Datasheet PDF文件第8页浏览型号9DBL02的Datasheet PDF文件第9页浏览型号9DBL02的Datasheet PDF文件第11页浏览型号9DBL02的Datasheet PDF文件第12页浏览型号9DBL02的Datasheet PDF文件第13页 
9DBL02 DATASHEET  
General SMBus Serial Interface Information  
How to Write  
How to Read  
Controller (host) sends a start bit  
Controller (host) sends the write address  
IDT clock will acknowledge  
Controller (host) will send a start bit  
Controller (host) sends the write address  
IDT clock will acknowledge  
Controller (host) sends the beginning byte location = N  
IDT clock will acknowledge  
Controller (host) sends the beginning byte location = N  
IDT clock will acknowledge  
Controller (host) sends the byte count = X  
IDT clock will acknowledge  
Controller (host) will send a separate start bit  
Controller (host) sends the read address  
IDT clock will acknowledge  
Controller (host) starts sending Byte N through Byte  
N+X-1  
IDT clock will send the data byte count = X  
IDT clock sends Byte N+X-1  
IDT clock will acknowledge each byte one at a time  
Controller (host) sends a Stop bit  
IDT clock sends Byte 0 through Byte X (if X was  
(H)  
written to Byte 8)  
Controller (host) will need to acknowledge each byte  
Controller (host) will send a not acknowledge bit  
Controller (host) will send a stop bit  
Index Block Write Operation  
Index Block Read Operation  
Controller (Host)  
starT bit  
Slave Address  
IDT (Slave/Receiver)  
Controller (Host)  
starT bit  
IDT (Slave/Receiver)  
T
T
Slave Address  
WR  
WRite  
WR  
WRite  
ACK  
ACK  
ACK  
ACK  
ACK  
ACK  
Beginning Byte = N  
Data Byte Count = X  
Beginning Byte N  
Beginning Byte = N  
RT  
Repeat starT  
Slave Address  
ReaD  
RD  
ACK  
O
O
O
O
O
O
Data Byte Count=X  
Beginning Byte N  
ACK  
ACK  
Byte N + X - 1  
ACK  
O
O
O
P
stoP bit  
O
O
O
Note: SMBus Address is Latched on SADR pin.  
Unless otherwise indicated, default values are for the  
xx42 and xx52. P2 devices are fully factory  
programmable.  
Byte N + X - 1  
N
P
Not acknowledge  
stoP bit  
2-OUTPUT 3.3V PCIE ZERO-DELAY BUFFER  
10  
OCTOBER 6, 2016  

与9DBL02相关器件

型号 品牌 描述 获取价格 数据表
9DBL0242 IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0242 RENESAS 2-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer

获取价格

9DBL0242BKILF IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0242BKILFT IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0243 IDT 2-Output 3.3V LP-HCSL Zero-Delay Buffer with LOS Indicator

获取价格

9DBL0243 RENESAS 2-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer with Loss of Signal Indicator

获取价格