5秒后页面跳转
9DBL0243 PDF预览

9DBL0243

更新时间: 2023-12-20 18:44:28
品牌 Logo 应用领域
瑞萨 - RENESAS PC
页数 文件大小 规格书
32页 1355K
描述
2-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer with Loss of Signal Indicator

9DBL0243 数据手册

 浏览型号9DBL0243的Datasheet PDF文件第2页浏览型号9DBL0243的Datasheet PDF文件第3页浏览型号9DBL0243的Datasheet PDF文件第4页浏览型号9DBL0243的Datasheet PDF文件第5页浏览型号9DBL0243的Datasheet PDF文件第6页浏览型号9DBL0243的Datasheet PDF文件第7页 
9DBL02x3/9DBL04x3/  
9DBL06x3/9DBL08x3  
2 to 8-Output 3.3V PCIe  
Zero-Delay/Fanout Buffers with LOS  
Datasheet  
Description  
The 9DBL02x3/9DBL04x3/ 9DBL06x3/9DBL08x3 buffers are  
low-power, high-performance members of Renesas' full featured  
PCIe family. The buffers support PCIe Gen1–5 and provide a Loss  
of Signal (LOS) indicator.  
Features  
LOS open-drain output indicates loss of input clock  
2 to 8 Low-Power HCSL (LP-HCSL) outputs eliminate 4  
resistors per output pair  
9DBLxx4x devices provide integrated 100Ω terminations  
9DBLxx5x devices provide integrated 85Ω terminations  
See AN-891 for easy coupling to other logic families  
Spread-spectrum compatible  
PCIe Clocking Architectures  
Common Clocked (CC)  
Independent Reference (IR) with/without SSC (SRIS, SRNS)  
Dedicated OE# pin for each output  
1MHz to 200MHz operation in fan-out mode  
3 selectable SMBus addresses  
Typical Applications  
Extensive SMBus-selectable features allow optimization to  
customer requirements  
PCIe Riser Cards  
nVME Storage  
SMBus interface not required for device operation  
-40°C to +85°C operating temperature range  
Networking  
Accelerators  
Space-saving 4 × 4 mm 24-VFQFPN to 6 × 6 mm 48-VFQFPN  
packages (see Ordering Information table for details)  
Industrial Control/Embedded  
Key Specifications  
Additive PCIe Gen5 CC jitter < 60fs RMS (fanout mode)  
PCIe Gen5 CC jitter < 150fs RMS (High-BW ZDB Mode)  
Block Diagram  
FB_DNC#  
FB_DNC#  
PLL  
CLK_IN#  
CLK_IN  
DIFn#  
DIFn  
2, 4, 6, 8  
Outputs  
n = 1, 3, 5, 7  
vSADR_tri  
SCLK_3.3  
SDATA_3.3  
SMBus  
Engine Configuration  
Factory  
DIF0#  
DIF0  
^vHIBW_BYPM-LOBW#  
^CKPWRGD_PD#  
vOE[n:0]#  
Control Logic  
n+1  
LOS  
LOS  
Logic  
©2020 Renesas Electronics Corporation  
1
December 9, 2022  

与9DBL0243相关器件

型号 品牌 描述 获取价格 数据表
9DBL0243ANLGI IDT 2-Output 3.3V LP-HCSL Zero-Delay Buffer with LOS Indicator

获取价格

9DBL0243ANLGI8 IDT 2-Output 3.3V LP-HCSL Zero-Delay Buffer with LOS Indicator

获取价格

9DBL0252 IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0252 RENESAS 2-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer

获取价格

9DBL0252BKILF IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0252BKILFT IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格