5秒后页面跳转
74VHC74 PDF预览

74VHC74

更新时间: 2024-11-05 22:26:55
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
6页 157K
描述
Dual D-Type Flip-Flop with Set and Reset

74VHC74 数据手册

 浏览型号74VHC74的Datasheet PDF文件第2页浏览型号74VHC74的Datasheet PDF文件第3页浏览型号74VHC74的Datasheet PDF文件第4页浏览型号74VHC74的Datasheet PDF文件第5页浏览型号74VHC74的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
The MC74VHC74 is an advanced high speed CMOS D–type flip–flop  
fabricated with silicon gate CMOS technology. It achieves high speed  
operation similar to equivalent Bipolar Schottky TTL while maintaining  
CMOS low power dissipation.  
The signal level applied to the D input is transferred to Q output during the  
positive going transition of the Clock pulse.  
D SUFFIX  
14–LEAD SOIC PACKAGE  
CASE 751A–03  
Reset (RD) and Set (SD) are independent of the Clock (CP) and are  
accomplished by setting the appropriate input Low.  
The internal circuit is composed of three stages, including a buffer output  
which provides high noise immunity and stable output. The inputs tolerate  
voltages up to 7V, allowing the interface of 5V systems to 3V systems.  
DT SUFFIX  
14–LEAD TSSOP PACKAGE  
CASE 948G–01  
High Speed: f  
= 170MHz (Typ) at V  
= 5V  
max  
Low Power Dissipation: I  
CC  
= 2µA (Max) at T = 25°C  
CC  
NIH  
A
High Noise Immunity: V  
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
= V  
= 28% V  
NIL CC  
Designed for 2V to 5.5V Operating Range  
Low Noise: V  
= 0.8V (Max)  
M SUFFIX  
14–LEAD SOIC EIAJ PACKAGE  
CASE 965–01  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300mA  
ESD Performance: HBM > 2000V; Machine Model > 200V  
Chip Complexity: 128 FETs or 32 Equivalent Gates  
ORDERING INFORMATION  
MC74VHCXXD  
MC74VHCXXDT  
MC74VHCXXM  
SOIC  
TSSOP  
SOICEIAJ  
LOGIC DIAGRAM  
13  
12  
11  
10  
1
2
3
4
RD1  
D1  
RD2  
D2  
PIN ASSIGNMENT  
9
8
5
6
Q2  
Q2  
Q1  
Q1  
RD1  
D1  
1
2
14  
13  
V
CC  
CP1  
SD1  
CP2  
SD2  
RD2  
3
4
12  
11  
CP1  
SD1  
D2  
CP2  
Q1  
Q1  
5
6
10  
9
SD2  
Q2  
GND  
7
8
Q2  
FUNCTION TABLE  
Inputs  
Outputs  
SD  
RD  
CP  
D
Q
Q
L
H
L
H
H
H
H
H
H
L
L
H
H
H
H
H
X
X
X
X
X
X
H
L
X
X
X
H
L
H*  
H
L
L
H
H*  
L
H
L
H
No Change  
No Change  
No Change  
* Both outputs will remain high as long as Set and Reset are low, but the output  
states are unpredictable if Set and Reset go high simultaneously.  
6/97  
REV 1  
Motorola, Inc. 1997  

与74VHC74相关器件

型号 品牌 获取价格 描述 数据表
74VHC74_04 STMICROELECTRONICS

获取价格

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
74VHC74_08 FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear
74VHC74FT TOSHIBA

获取价格

Dual D-Type Flip-Flop, TSSOP14B
74VHC74M STMICROELECTRONICS

获取价格

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
74VHC74M FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear
74VHC74M ROCHESTER

获取价格

AHC/VHC/H/U/V SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO
74VHC74M ONSEMI

获取价格

双 D 型触发器,带预置和清除
74VHC74M_08 FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear
74VHC74MSCX FAIRCHILD

获取价格

D Flip-Flop, AHC/VHC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output,
74VHC74MTC FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear