5秒后页面跳转
74VHC74M PDF预览

74VHC74M

更新时间: 2024-11-08 22:56:23
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器逻辑集成电路光电二极管PC
页数 文件大小 规格书
10页 77K
描述
DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

74VHC74M 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.25
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.1
系列:AHC/VHCJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:8.65 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:75000000 Hz最大I(ol):0.008 A
湿度敏感等级:1位数:1
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TUBE峰值回流温度(摄氏度):260
电源:2/5.5 VProp。Delay @ Nom-Sup:10.5 ns
传播延迟(tpd):17.5 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:110 MHz
Base Number Matches:1

74VHC74M 数据手册

 浏览型号74VHC74M的Datasheet PDF文件第2页浏览型号74VHC74M的Datasheet PDF文件第3页浏览型号74VHC74M的Datasheet PDF文件第4页浏览型号74VHC74M的Datasheet PDF文件第5页浏览型号74VHC74M的Datasheet PDF文件第6页浏览型号74VHC74M的Datasheet PDF文件第7页 
74VHC74  
DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR  
HIGH SPEED:  
fMAX =170MHz (TYP.)atVCC =5V  
LOW POWER DISSIPATION:  
ICC =2 µA (MAX.) at TA =25 oC  
HIGH NOISEIMMUNITY:  
M
T
VNIH = VNIL =28% VCC (MIN.)  
(Micro Package)  
(TSSOPPackage)  
POWERDOWN PROTECTIONON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|IOH| = IOL = 8 mA (MIN)  
ORDER CODES :  
74VHC74M  
74VHC74T  
BALANCEDPROPAGATIONDELAYS:  
tPLH tPHL  
OPERATING VOLTAGERANGE:  
VCC (OPR)= 2V to 5.5V  
PIN AND FUNCTION COMPATIBLEWITH  
74 SERIES74  
IMPROVED LATCH-UP IMMUNITY  
CLEAR and PRESET are independent of the  
clock and accomplished by a low setting on the  
appropriateinput.  
It is ideal for low power applications maintaining  
high speed operation similar to equivalent Bipolar  
SchottkyTTL.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74VHC74 is an advanced high-speed CMOS  
DUAL D-TYPE FLIP FLOP WITH PRESET AND  
CLEAR fabricated with sub-micron silicon gate  
and  
double-layer metal  
wiring  
C2MOS  
technology.  
A signal on the D INPUT is transfered to the Q  
OUTPUT during the positive going transition of  
the clock pulse.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
1/10  
June 1999  

74VHC74M 替代型号

型号 品牌 替代类型 描述 数据表
74VHC74MTR STMICROELECTRONICS

完全替代

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

与74VHC74M相关器件

型号 品牌 获取价格 描述 数据表
74VHC74M_08 FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear
74VHC74MSCX FAIRCHILD

获取价格

D Flip-Flop, AHC/VHC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output,
74VHC74MTC FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear
74VHC74MTC ROCHESTER

获取价格

AHC/VHC/H/U/V SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO
74VHC74MTC ONSEMI

获取价格

双 D 型触发器,带预置和清除
74VHC74MTC_08 FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear
74VHC74MTCX FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear
74VHC74MTCX ROCHESTER

获取价格

AHC/VHC/H/U/V SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO
74VHC74MTCX ONSEMI

获取价格

双 D 型触发器,带预置和清除
74VHC74MTCX_NL FAIRCHILD

获取价格

Dual D-Type Flip-Flop with Preset and Clear