5秒后页面跳转
74VHC74T PDF预览

74VHC74T

更新时间: 2024-09-14 22:56:23
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
10页 77K
描述
DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

74VHC74T 技术参数

是否Rohs认证: 不符合生命周期:Active
零件包装代码:TSSOP包装说明:TSSOP, TSSOP14,.25
针数:14Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.06
Is Samacsys:N系列:AHC/VHC
JESD-30 代码:R-PDSO-G14JESD-609代码:e0
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:75000000 Hz
最大I(ol):0.008 A位数:1
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源:2/5.5 VProp。Delay @ Nom-Sup:10.5 ns
传播延迟(tpd):17.5 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:110 MHzBase Number Matches:1

74VHC74T 数据手册

 浏览型号74VHC74T的Datasheet PDF文件第2页浏览型号74VHC74T的Datasheet PDF文件第3页浏览型号74VHC74T的Datasheet PDF文件第4页浏览型号74VHC74T的Datasheet PDF文件第5页浏览型号74VHC74T的Datasheet PDF文件第6页浏览型号74VHC74T的Datasheet PDF文件第7页 
74VHC74  
DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR  
HIGH SPEED:  
fMAX =170MHz (TYP.)atVCC =5V  
LOW POWER DISSIPATION:  
ICC =2 µA (MAX.) at TA =25 oC  
HIGH NOISEIMMUNITY:  
M
T
VNIH = VNIL =28% VCC (MIN.)  
(Micro Package)  
(TSSOPPackage)  
POWERDOWN PROTECTIONON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|IOH| = IOL = 8 mA (MIN)  
ORDER CODES :  
74VHC74M  
74VHC74T  
BALANCEDPROPAGATIONDELAYS:  
tPLH tPHL  
OPERATING VOLTAGERANGE:  
VCC (OPR)= 2V to 5.5V  
PIN AND FUNCTION COMPATIBLEWITH  
74 SERIES74  
IMPROVED LATCH-UP IMMUNITY  
CLEAR and PRESET are independent of the  
clock and accomplished by a low setting on the  
appropriateinput.  
It is ideal for low power applications maintaining  
high speed operation similar to equivalent Bipolar  
SchottkyTTL.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74VHC74 is an advanced high-speed CMOS  
DUAL D-TYPE FLIP FLOP WITH PRESET AND  
CLEAR fabricated with sub-micron silicon gate  
and  
double-layer metal  
wiring  
C2MOS  
technology.  
A signal on the D INPUT is transfered to the Q  
OUTPUT during the positive going transition of  
the clock pulse.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
1/10  
June 1999  

74VHC74T 替代型号

型号 品牌 替代类型 描述 数据表
MC74VHC74DTR2G ONSEMI

功能相似

Dual D−Type Flip−Flop with Set and Reset
SN74AHC74PWR TI

功能相似

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHC74PW TI

功能相似

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

与74VHC74T相关器件

型号 品牌 获取价格 描述 数据表
74VHC74TTR STMICROELECTRONICS

获取价格

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
74VHC86 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
74VHC86 FAIRCHILD

获取价格

Quad 2-Input Exclusive-OR Gate
74VHC86_04 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
74VHC86_08 FAIRCHILD

获取价格

Quad 2-Input Exclusive-OR Gate
74VHC86FT TOSHIBA

获取价格

Quad 2-Input/Exclusive-OR, TSSOP14B
74VHC86M STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
74VHC86M FAIRCHILD

获取价格

Quad 2-Input Exclusive-OR Gate
74VHC86M ONSEMI

获取价格

四路 2 输入专用 OR 门极
74VHC86M_08 FAIRCHILD

获取价格

Quad 2-Input Exclusive-OR Gate