5秒后页面跳转
74VHC123ASJX_NL PDF预览

74VHC123ASJX_NL

更新时间: 2024-11-05 08:15:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 光电二极管逻辑集成电路
页数 文件大小 规格书
14页 464K
描述
Monostable Multivibrator, CMOS, PDSO16,

74VHC123ASJX_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:compliant风险等级:5.84
JESD-30 代码:R-PDSO-G16逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
电源:2/5.5 V认证状态:Not Qualified
子类别:Prescaler/Multivibrators表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

74VHC123ASJX_NL 数据手册

 浏览型号74VHC123ASJX_NL的Datasheet PDF文件第2页浏览型号74VHC123ASJX_NL的Datasheet PDF文件第3页浏览型号74VHC123ASJX_NL的Datasheet PDF文件第4页浏览型号74VHC123ASJX_NL的Datasheet PDF文件第5页浏览型号74VHC123ASJX_NL的Datasheet PDF文件第6页浏览型号74VHC123ASJX_NL的Datasheet PDF文件第7页 
May 2007  
74VHC123A  
tm  
Dual Retriggerable Monostable Multivibrator  
Features  
General Description  
High Speed: t = 8.1ns (Typ.) at T = 25°C  
The VHC123A is an advanced high speed CMOS  
Monostable Multivibrator fabricated with silicon gate  
CMOS technology. It achieves the high speed operation  
similar to equivalent Bipolar Schottky TTL while main-  
taining the CMOS low power dissipation. Each multi-  
vibrator features both a negative, A, and a positive, B,  
transition triggered input, either of which can be used as  
an inhibit input. Also included is a clear input that when  
taken low resets the one-shot. The VHC123A can be  
triggered on the positive transition of the clear while A is  
held low and B is held high. The output pulse width is  
PD  
A
Low Power Dissipation: I = 4µA (Max) at T = 25°C  
CC  
A
Active State: I = 600µA (Max.) at T = 25°C  
CC  
A
High Noise Immunity: V  
= V  
= 28% V (Min.)  
NIH  
NIL CC  
Power down protection is provided on all inputs  
Pin and function compatible with 74HC123A  
determined by the equation: PW = (R )(C ); where PW  
x
x
is in seconds, R is in ohms, and C is in farads.  
Limits for R and C are:  
x
x
External capacitor, C : No limit  
x
External resistors, R : V = 2.0V, 5 kmin  
x
CC  
CC  
V
> 3.0V, 1 kmin  
An input protection circuit ensures that 0 to 7V can be  
applied to the input pins without regard to the supply  
voltage. This device can be used to interface 5V to 3V  
systems and two supply systems such as battery back  
up. This circuit prevents device destruction due to mis-  
matched supply and input voltages.  
Ordering Information  
Package  
Order Number  
74VHC123AM  
Number  
Package Description  
M16A  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74VHC123ASJ  
74VHC123AMTC  
M16D  
MTC16  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the  
ordering number.  
©1993 Fairchild Semiconductor Corporation  
74VHC123A Rev. 1.2  
www.fairchildsemi.com  

与74VHC123ASJX_NL相关器件

型号 品牌 获取价格 描述 数据表
74VHC125 FAIRCHILD

获取价格

Quad Buffer with 3-STATE Outputs
74VHC125 STMICROELECTRONICS

获取价格

QUAD BUS BUFFERS 3-STATE
74VHC125 NEXPERIA

获取价格

Quad buffer/line driver; 3-state
74VHC125_04 FAIRCHILD

获取价格

QUAD BUS BUFFERS (3-STATE)
74VHC125_07 FAIRCHILD

获取价格

Quad Buffer with 3-STATE Outputs
74VHC125BQ NEXPERIA

获取价格

Quad buffer/line driver; 3-state
74VHC125D NEXPERIA

获取价格

Quad buffer/line driver; 3-state
74VHC125FT TOSHIBA

获取价格

Quad Buffer, TSSOP14B
74VHC125M FAIRCHILD

获取价格

Quad Buffer with 3-STATE Outputs
74VHC125M TI

获取价格

AHC/VHC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, PLASTIC, SOIC-14