5秒后页面跳转
74LVCH16244ADGG-QJ PDF预览

74LVCH16244ADGG-QJ

更新时间: 2024-11-02 19:29:03
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
15页 196K
描述
74LVC(H)16244A-Q100 - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state TSSOP 48-Pin

74LVCH16244ADGG-QJ 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:TSSOP包装说明:6.10 MM, PLASTIC, MO-153, SOT362-1, TSSOP-48
针数:48Reach Compliance Code:compliant
风险等级:5.78Base Number Matches:1

74LVCH16244ADGG-QJ 数据手册

 浏览型号74LVCH16244ADGG-QJ的Datasheet PDF文件第2页浏览型号74LVCH16244ADGG-QJ的Datasheet PDF文件第3页浏览型号74LVCH16244ADGG-QJ的Datasheet PDF文件第4页浏览型号74LVCH16244ADGG-QJ的Datasheet PDF文件第5页浏览型号74LVCH16244ADGG-QJ的Datasheet PDF文件第6页浏览型号74LVCH16244ADGG-QJ的Datasheet PDF文件第7页 
74LVC16244A-Q100;  
74LVCH16244A-Q100  
16-bit buffer/line driver; 5 V input/output tolerant; 3-state  
Rev. 2 — 27 September 2013  
Product data sheet  
1. General description  
The 74LVC16244A-Q100; 74LVCH16244A-Q100 are 16-bit non-inverting buffer/line  
drivers with 3-state bus compatible outputs. The device can be used as four 4-bit buffers,  
two 8-bit buffers or one 16-bit buffer. It features four output enable inputs (1OE to 4OE)  
each controlling four of the 3-state outputs. A HIGH on nOE causes the outputs to assume  
a high-impedance OFF-state.  
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices in mixed  
3.3 V and 5 V applications.  
The 74LVCH16244A-Q100 bus hold on data inputs eliminates the need for external  
pull-up resistors to hold unused inputs.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
5 V tolerant inputs/outputs for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Multibyte flow-through standard pinout architecture  
Low inductance multiple power and ground pins for minimum noise and ground  
bounce  
Direct interface with TTL levels  
High-impedance when VCC = 0 V  
All data inputs have bus hold. (74LVCH16244A-Q100 only)  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
 
 

与74LVCH16244ADGG-QJ相关器件

型号 品牌 获取价格 描述 数据表
74LVCH16244ADGGRG4 TI

获取价格

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVCH16244ADGV NEXPERIA

获取价格

16-bit buffer/line driver; 5 V input/output tolerant; 3-stateProduction
74LVCH16244ADGV-Q100 NEXPERIA

获取价格

16-bit buffer/line driver; 5 V input/output tolerant; 3-state
74LVCH16244ADGVRE4 TI

获取价格

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVCH16244ADL NXP

获取价格

16-bit buffer/line driver; 5V input/output tolerant 3-State
74LVCH16244ADL PHILIPS

获取价格

Bus Driver, 4-Func, 4-Bit, True Output, CMOS, PDSO48
74LVCH16244ADL,112 NXP

获取价格

74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state
74LVCH16244ADLRG4 TI

获取价格

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVCH16244ADL-T NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, 7.50 MM, PLASTIC, MO-118, SOT
74LVCH16244AEV NXP

获取价格

16-bit buffer/line driver; 5 V input/output tolerant; 3-state