5秒后页面跳转
74LVC2G241GT,115 PDF预览

74LVC2G241GT,115

更新时间: 2024-11-16 14:47:07
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
23页 291K
描述
74LVC2G241 - Dual buffer/line driver; 3-state SON 8-Pin

74LVC2G241GT,115 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:1 X 1.95 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT-833-1, SON-8
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.39
其他特性:OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION控制类型:ENABLE LOW/HIGH
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-N8
JESD-609代码:e3长度:1.95 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:1
功能数量:2端口数量:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC8,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:5.4 ns
传播延迟(tpd):11 ns认证状态:Not Qualified
座面最大高度:0.5 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1 mm
Base Number Matches:1

74LVC2G241GT,115 数据手册

 浏览型号74LVC2G241GT,115的Datasheet PDF文件第2页浏览型号74LVC2G241GT,115的Datasheet PDF文件第3页浏览型号74LVC2G241GT,115的Datasheet PDF文件第4页浏览型号74LVC2G241GT,115的Datasheet PDF文件第5页浏览型号74LVC2G241GT,115的Datasheet PDF文件第6页浏览型号74LVC2G241GT,115的Datasheet PDF文件第7页 
74LVC2G241  
Dual buffer/line driver; 3-state  
Rev. 13 — 8 April 2013  
Product data sheet  
1. General description  
The 74LVC2G241 is a dual non-inverting buffer/line driver with 3-state outputs. The  
3-state outputs are controlled by the output enable inputs 1OE and 2OE:  
A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state.  
A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state.  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the  
74LVC2G241 as a translator in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

74LVC2G241GT,115 替代型号

型号 品牌 替代类型 描述 数据表
74LVC2G241DC,125 NXP

完全替代

74LVC2G241 - Dual buffer/line driver; 3-state SSOP 8-Pin
74LVC2G241DP,125 NXP

完全替代

74LVC2G241 - Dual buffer/line driver; 3-state TSSOP 8-Pin

与74LVC2G241GT,115相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G241GT-G NXP

获取价格

暂无描述
74LVC2G241-Q100 NEXPERIA

获取价格

Dual buffer/line driver; 3-state
74LVC2G3157 NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog sw
74LVC2G3157DP NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog sw
74LVC2G3157DP-Q100 NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog swi
74LVC2G3157GM NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog sw
74LVC2G32 NXP

获取价格

Dual 2-input OR gate
74LVC2G32 DIODES

获取价格

Dual 2 Input OR Logic Gates
74LVC2G32_08 NXP

获取价格

Dual 2-input OR gate
74LVC2G32DC NXP

获取价格

Dual 2-input OR gate