5秒后页面跳转
74LVC2G32DC,125 PDF预览

74LVC2G32DC,125

更新时间: 2024-11-16 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP PC光电二极管逻辑集成电路
页数 文件大小 规格书
21页 279K
描述
74LVC2G32 - Dual 2-input OR gate SSOP 8-Pin

74LVC2G32DC,125 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP包装说明:2.30 MM, PLASTIC, MO-187, SOT-765-1, VSSOP-8
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.21
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:2.3 mm
负载电容(CL):50 pF逻辑集成电路类型:OR GATE
最大I(ol):0.024 A湿度敏感等级:1
功能数量:2输入次数:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSSOP封装等效代码:TSSOP8,.12,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:5.3 ns
传播延迟(tpd):11 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:2 mmBase Number Matches:1

74LVC2G32DC,125 数据手册

 浏览型号74LVC2G32DC,125的Datasheet PDF文件第2页浏览型号74LVC2G32DC,125的Datasheet PDF文件第3页浏览型号74LVC2G32DC,125的Datasheet PDF文件第4页浏览型号74LVC2G32DC,125的Datasheet PDF文件第5页浏览型号74LVC2G32DC,125的Datasheet PDF文件第6页浏览型号74LVC2G32DC,125的Datasheet PDF文件第7页 
74LVC2G32  
Dual 2-input OR gate  
Rev. 11 — 8 April 2013  
Product data sheet  
1. General description  
The 74LVC2G32 provides a 2-input OR gate function.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant outputs in the Power-down mode  
High noise immunity  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74LVC2G32DC,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G32DC-Q100 NEXPERIA

获取价格

Dual 2-input OR gate
74LVC2G32DC-Q100,125 NXP

获取价格

OR Gate, LVC/LCX/Z Series, 2-Func, 2-Input, CMOS, PDSO8
74LVC2G32DP NXP

获取价格

Dual 2-input OR gate
74LVC2G32DP NEXPERIA

获取价格

Dual 2-input OR gateProduction
74LVC2G32DP-G NXP

获取价格

Dual 2-input OR gate - Description: Dual 2-input OR Gate ; Logic switching levels: TTL ; N
74LVC2G32DP-Q100 NEXPERIA

获取价格

Dual 2-input OR gate
74LVC2G32GD NXP

获取价格

Dual 2-input OR gate
74LVC2G32GM NXP

获取价格

Dual 2-input OR gate
74LVC2G32GM,115 NXP

获取价格

74LVC2G32 - Dual 2-input OR gate QFN 8-Pin
74LVC2G32GM,125 NXP

获取价格

74LVC2G32 - Dual 2-input OR gate QFN 8-Pin