5秒后页面跳转
74LVC2G34GF PDF预览

74LVC2G34GF

更新时间: 2024-11-17 15:19:23
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
16页 250K
描述
Dual buffer gateNot for design in

74LVC2G34GF 技术参数

是否Rohs认证: 符合生命周期:Not Recommended
包装说明:VSON, SOLCC6,.04,14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.37
系列:LVC/LCX/ZJESD-30 代码:S-PDSO-N6
JESD-609代码:e3长度:1 mm
逻辑集成电路类型:BUFFER湿度敏感等级:1
功能数量:2输入次数:1
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC6,.04,14
封装形状:SQUARE封装形式:SMALL OUTLINE, VERY THIN PROFILE
最大电源电流(ICC):0.004 mAProp。Delay @ Nom-Sup:10.8 ns
传播延迟(tpd):10.8 ns认证状态:Not Qualified
座面最大高度:0.5 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.35 mm
端子位置:DUAL宽度:1 mm
Base Number Matches:1

74LVC2G34GF 数据手册

 浏览型号74LVC2G34GF的Datasheet PDF文件第2页浏览型号74LVC2G34GF的Datasheet PDF文件第3页浏览型号74LVC2G34GF的Datasheet PDF文件第4页浏览型号74LVC2G34GF的Datasheet PDF文件第5页浏览型号74LVC2G34GF的Datasheet PDF文件第6页浏览型号74LVC2G34GF的Datasheet PDF文件第7页 
74LVC2G34  
Dual buffer gate  
Rev. 13 — 22 August 2023  
Product data sheet  
1. General description  
The 74LVC2G34 is a dual buffer. Inputs can be driven from either 3.3 V or 5 V devices. This feature  
allows the use of these devices as translators in mixed 3.3 V and 5 V environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power dissipation  
IOFF provides partial Power-down mode operation  
Direct interface with TTL levels  
Latch-up performance exceeds 250 mA  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 

与74LVC2G34GF相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G34GF,132 NXP

获取价格

74LVC2G34 - Dual buffer gate SON 6-Pin
74LVC2G34GF/S500 NXP

获取价格

LVC/LCX/Z SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6
74LVC2G34GF/S500,132 NXP

获取价格

Buffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6
74LVC2G34GM NXP

获取价格

DUAL BUFFER GATE
74LVC2G34GM NEXPERIA

获取价格

Dual buffer gateProduction
74LVC2G34GM,115 NXP

获取价格

74LVC2G34 - Dual buffer gate SON 6-Pin
74LVC2G34GM,132 NXP

获取价格

74LVC2G34 - Dual buffer gate SON 6-Pin
74LVC2G34GM-Q100 NEXPERIA

获取价格

Dual buffer gate
74LVC2G34GN NXP

获取价格

Dual buffer gate
74LVC2G34GN NEXPERIA

获取价格

Dual buffer gateProduction