5秒后页面跳转
74LVC2G241GT-G PDF预览

74LVC2G241GT-G

更新时间: 2024-11-16 12:59:51
品牌 Logo 应用领域
恩智浦 - NXP 驱动器
页数 文件大小 规格书
18页 104K
描述
暂无描述

74LVC2G241GT-G 数据手册

 浏览型号74LVC2G241GT-G的Datasheet PDF文件第2页浏览型号74LVC2G241GT-G的Datasheet PDF文件第3页浏览型号74LVC2G241GT-G的Datasheet PDF文件第4页浏览型号74LVC2G241GT-G的Datasheet PDF文件第5页浏览型号74LVC2G241GT-G的Datasheet PDF文件第6页浏览型号74LVC2G241GT-G的Datasheet PDF文件第7页 
74LVC2G241  
Dual buffer/line driver; 3-state  
Rev. 09 — 10 June 2008  
Product data sheet  
1. General description  
The 74LVC2G241 is a dual non-inverting buffer/line driver with 3-state outputs. The  
3-state outputs are controlled by the output enable inputs 1OE and 2OE:  
A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state.  
A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state.  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the  
74LVC2G241 as a translator in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features  
I Wide supply voltage range from 1.65 V to 5.5 V  
I 5 V tolerant input/output for interfacing with 5 V logic  
I High noise immunity  
I Complies with JEDEC standard:  
N JESD8-7 (1.65 V to 1.95 V)  
N JESD8-5 (2.3 V to 2.7 V)  
N JESD8-B/JESD36 (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I ±24 mA output drive (VCC = 3.0 V)  
I CMOS low power consumption  
I Latch-up performance exceeds 250 mA  
I Direct interface with TTL levels  
I Inputs accept voltages up to 5 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74LVC2G241GT-G相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G241-Q100 NEXPERIA

获取价格

Dual buffer/line driver; 3-state
74LVC2G3157 NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog sw
74LVC2G3157DP NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog sw
74LVC2G3157DP-Q100 NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog swi
74LVC2G3157GM NEXPERIA

获取价格

Dual 10 Ω single-pole double-throw analog sw
74LVC2G32 NXP

获取价格

Dual 2-input OR gate
74LVC2G32 DIODES

获取价格

Dual 2 Input OR Logic Gates
74LVC2G32_08 NXP

获取价格

Dual 2-input OR gate
74LVC2G32DC NXP

获取价格

Dual 2-input OR gate
74LVC2G32DC NEXPERIA

获取价格

Dual 2-input OR gateProduction