5秒后页面跳转
74LVC2G241DP,125 PDF预览

74LVC2G241DP,125

更新时间: 2024-02-01 19:19:13
品牌 Logo 应用领域
恩智浦 - NXP PC驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
18页 94K
描述
74LVC2G241 - Dual buffer/line driver; 3-state TSSOP 8-Pin

74LVC2G241DP,125 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOP包装说明:3 MM, PLASTIC, SOT-505-2, TSSOP-8
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:8.24
Is Samacsys:N其他特性:OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION
控制类型:ENABLE LOW/HIGH系列:LVC/LCX/Z
JESD-30 代码:S-PDSO-G8长度:3 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:1
功能数量:2端口数量:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP8,.16
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:5.4 ns
传播延迟(tpd):11 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL/PALLADIUM/GOLD (NI/PD/AU)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
Base Number Matches:1

74LVC2G241DP,125 数据手册

 浏览型号74LVC2G241DP,125的Datasheet PDF文件第2页浏览型号74LVC2G241DP,125的Datasheet PDF文件第3页浏览型号74LVC2G241DP,125的Datasheet PDF文件第4页浏览型号74LVC2G241DP,125的Datasheet PDF文件第5页浏览型号74LVC2G241DP,125的Datasheet PDF文件第6页浏览型号74LVC2G241DP,125的Datasheet PDF文件第7页 
74LVC2G241  
Dual buffer/line driver; 3-state  
Rev. 09 — 10 June 2008  
Product data sheet  
1. General description  
The 74LVC2G241 is a dual non-inverting buffer/line driver with 3-state outputs. The  
3-state outputs are controlled by the output enable inputs 1OE and 2OE:  
A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state.  
A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state.  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the  
74LVC2G241 as a translator in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features  
I Wide supply voltage range from 1.65 V to 5.5 V  
I 5 V tolerant input/output for interfacing with 5 V logic  
I High noise immunity  
I Complies with JEDEC standard:  
N JESD8-7 (1.65 V to 1.95 V)  
N JESD8-5 (2.3 V to 2.7 V)  
N JESD8-B/JESD36 (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I ±24 mA output drive (VCC = 3.0 V)  
I CMOS low power consumption  
I Latch-up performance exceeds 250 mA  
I Direct interface with TTL levels  
I Inputs accept voltages up to 5 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  
 
 

74LVC2G241DP,125 替代型号

型号 品牌 替代类型 描述 数据表
74LVC2G241DC,125 NXP

完全替代

74LVC2G241 - Dual buffer/line driver; 3-state SSOP 8-Pin
74LVC2G241GT,115 NXP

完全替代

74LVC2G241 - Dual buffer/line driver; 3-state SON 8-Pin
74LVC2G241DP NEXPERIA

功能相似

Dual buffer/line driver; 3-stateProduction

与74LVC2G241DP,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G241DP-G NXP

获取价格

暂无描述
74LVC2G241DP-Q100 NEXPERIA

获取价格

Dual buffer/line driver; 3-state
74LVC2G241DP-Q100 NXP

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, 3 MM, PLASTIC, SOT505-2, TSSOP-8
74LVC2G241GD NXP

获取价格

Dual buffer/line driver; 3-state
74LVC2G241GM NXP

获取价格

Dual buffer/line driver; 3-state
74LVC2G241GM,115 NXP

获取价格

74LVC2G241 - Dual buffer/line driver; 3-state QFN 8-Pin
74LVC2G241GM,125 NXP

获取价格

74LVC2G241 - Dual buffer/line driver; 3-state QFN 8-Pin
74LVC2G241GM-G NXP

获取价格

Dual buffer/line driver; 3-state
74LVC2G241GN NEXPERIA

获取价格

Dual buffer/line driver; 3-stateProduction
74LVC2G241GS NEXPERIA

获取价格

Dual buffer/line driver; 3-stateProduction