5秒后页面跳转
74LVC2G241DP-Q100 PDF预览

74LVC2G241DP-Q100

更新时间: 2024-11-16 14:47:07
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
15页 119K
描述
LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, 3 MM, PLASTIC, SOT505-2, TSSOP-8

74LVC2G241DP-Q100 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SOIC包装说明:3 MM, PLASTIC, SOT505-2, TSSOP-8
针数:8Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.56
系列:LVC/LCX/ZJESD-30 代码:S-PDSO-G8
长度:3 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:1
功能数量:2端口数量:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):11 ns筛选级别:AEC-Q100
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
Base Number Matches:1

74LVC2G241DP-Q100 数据手册

 浏览型号74LVC2G241DP-Q100的Datasheet PDF文件第2页浏览型号74LVC2G241DP-Q100的Datasheet PDF文件第3页浏览型号74LVC2G241DP-Q100的Datasheet PDF文件第4页浏览型号74LVC2G241DP-Q100的Datasheet PDF文件第5页浏览型号74LVC2G241DP-Q100的Datasheet PDF文件第6页浏览型号74LVC2G241DP-Q100的Datasheet PDF文件第7页 
74LVC2G241-Q100  
Dual buffer/line driver; 3-state  
Rev. 1 — 4 April 2013  
Product data sheet  
1. General description  
The 74LVC2G241-Q100 is a dual non-inverting buffer/line driver with 3-state outputs. The  
output enable inputs 1OE and 2OE control the 3-state outputs:  
A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state.  
A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state.  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the  
use of the 74LVC2G241-Q100 as a translator in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
 
 

与74LVC2G241DP-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G241GD NXP

获取价格

Dual buffer/line driver; 3-state
74LVC2G241GM NXP

获取价格

Dual buffer/line driver; 3-state
74LVC2G241GM,115 NXP

获取价格

74LVC2G241 - Dual buffer/line driver; 3-state QFN 8-Pin
74LVC2G241GM,125 NXP

获取价格

74LVC2G241 - Dual buffer/line driver; 3-state QFN 8-Pin
74LVC2G241GM-G NXP

获取价格

Dual buffer/line driver; 3-state
74LVC2G241GN NEXPERIA

获取价格

Dual buffer/line driver; 3-stateProduction
74LVC2G241GS NEXPERIA

获取价格

Dual buffer/line driver; 3-stateProduction
74LVC2G241GT NXP

获取价格

Dual buffer/line driver with 5 V tolerant inputs/outputs; 3-state
74LVC2G241GT NEXPERIA

获取价格

Dual buffer/line driver; 3-stateProduction
74LVC2G241GT,115 NXP

获取价格

74LVC2G241 - Dual buffer/line driver; 3-state SON 8-Pin