5秒后页面跳转
74LVC1G57GW PDF预览

74LVC1G57GW

更新时间: 2024-11-17 21:58:07
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路
页数 文件大小 规格书
18页 96K
描述
Low-power configurable multiple function gate

74LVC1G57GW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOT-363
包装说明:PLASTIC, SOT-363, SC-88, 6 PIN针数:6
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.13
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm负载电容(CL):50 pF
逻辑集成电路类型:LOGIC CIRCUIT最大I(ol):0.024 A
湿度敏感等级:1功能数量:1
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP6,.08
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:7.9 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74LVC1G57GW 数据手册

 浏览型号74LVC1G57GW的Datasheet PDF文件第2页浏览型号74LVC1G57GW的Datasheet PDF文件第3页浏览型号74LVC1G57GW的Datasheet PDF文件第4页浏览型号74LVC1G57GW的Datasheet PDF文件第5页浏览型号74LVC1G57GW的Datasheet PDF文件第6页浏览型号74LVC1G57GW的Datasheet PDF文件第7页 
74LVC1G57  
Low-power configurable multiple function gate  
Rev. 01 — 6 September 2004  
Product data sheet  
1. General description  
The 74LVC1G57 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this  
device in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using Ioff. The Ioff circuitry  
disables the output, preventing the damaging backflow current through the device when it  
is powered down.  
The 74LVC1G57 provides configurable multiple functions. The output state is determined  
by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND,  
NOR, XNOR, inverter and buffer. All inputs can be connected to VCC or GND.  
All inputs (A, B and C) have Schmitt-trigger action. They are capable of transforming  
slowly changing input signals into sharply defined, jitter-free output signals.  
2. Features  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V).  
±24 mA output drive (VCC = 3.0 V)  
ESD protection:  
HBM EIA/JESD22-A114-B exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 °C to +85 °C and 40 °C to +125 °C.  

74LVC1G57GW 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC1G58DCKR TI

功能相似

CONFIGURABLE MULTIPLE-FUNCTION GATE
NC7SZ57P6X FAIRCHILD

功能相似

TinyLogic UHS Universal Configurable 2-Input
SN74LVC1G57DCKR TI

功能相似

CONFIGURABLE MULTIPLE FUNCTION GATE

与74LVC1G57GW相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G57GW,125 NXP

获取价格

暂无描述
74LVC1G57GW,132 NXP

获取价格

Logic Circuit, CMOS, PDSO6
74LVC1G57GW-Q100 NEXPERIA

获取价格

Low-power configurable multiple function gate
74LVC1G57-Q100 NEXPERIA

获取价格

Low-power configurable multiple function gate
74LVC1G57W6 DIODES

获取价格

CONFIGURABLE MULTIPLE-FUNCTION GATE
74LVC1G57W6-7 DIODES

获取价格

CONFIGURABLE MULTIPLE-FUNCTION GATE
74LVC1G58 NXP

获取价格

Low-power configurable multiple function gate
74LVC1G58 DIODES

获取价格

CONFIGURABLE MULTIPLE-FUNCTION GATE
74LVC1G58_09 NXP

获取价格

Low-power configurable multiple function gate
74LVC1G58_1107 DIODES

获取价格

CONFIGURABLE MULTIPLE-FUNCTION GATE