5秒后页面跳转
74LVC1G57GW,132 PDF预览

74LVC1G57GW,132

更新时间: 2024-02-19 10:55:45
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
20页 224K
描述
Logic Circuit, CMOS, PDSO6

74LVC1G57GW,132 技术参数

生命周期:Active包装说明:PLASTIC, SOT-363, SC-88, 6 PIN
Reach Compliance Code:unknown风险等级:5.65
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G6
长度:2 mm逻辑集成电路类型:LOGIC CIRCUIT
功能数量:1端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:1.25 mmBase Number Matches:1

74LVC1G57GW,132 数据手册

 浏览型号74LVC1G57GW,132的Datasheet PDF文件第2页浏览型号74LVC1G57GW,132的Datasheet PDF文件第3页浏览型号74LVC1G57GW,132的Datasheet PDF文件第4页浏览型号74LVC1G57GW,132的Datasheet PDF文件第5页浏览型号74LVC1G57GW,132的Datasheet PDF文件第6页浏览型号74LVC1G57GW,132的Datasheet PDF文件第7页 
74LVC1G57  
Low-power configurable multiple function gate  
Rev. 7 — 10 September 2014  
Product data sheet  
1. General description  
The 74LVC1G57 provides configurable multiple functions. The output state is determined  
by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND,  
NOR, XNOR, inverter and buffer. All inputs can be connected to VCC or GND.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this  
device in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
All inputs (A, B and C) are Schmitt trigger inputs. They are capable of transforming slowly  
changing input signals into sharply defined, jitter-free output signals.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V).  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C.  

与74LVC1G57GW,132相关器件

型号 品牌 描述 获取价格 数据表
74LVC1G57GW-Q100 NEXPERIA Low-power configurable multiple function gate

获取价格

74LVC1G57-Q100 NEXPERIA Low-power configurable multiple function gate

获取价格

74LVC1G57W6 DIODES CONFIGURABLE MULTIPLE-FUNCTION GATE

获取价格

74LVC1G57W6-7 DIODES CONFIGURABLE MULTIPLE-FUNCTION GATE

获取价格

74LVC1G58 NXP Low-power configurable multiple function gate

获取价格

74LVC1G58 DIODES CONFIGURABLE MULTIPLE-FUNCTION GATE

获取价格