5秒后页面跳转
74LVC1G57GW PDF预览

74LVC1G57GW

更新时间: 2024-01-22 10:13:55
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路
页数 文件大小 规格书
18页 96K
描述
Low-power configurable multiple function gate

74LVC1G57GW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOT-363
包装说明:PLASTIC, SOT-363, SC-88, 6 PIN针数:6
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.13
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm负载电容(CL):50 pF
逻辑集成电路类型:LOGIC CIRCUIT最大I(ol):0.024 A
湿度敏感等级:1功能数量:1
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP6,.08
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:7.9 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74LVC1G57GW 数据手册

 浏览型号74LVC1G57GW的Datasheet PDF文件第1页浏览型号74LVC1G57GW的Datasheet PDF文件第2页浏览型号74LVC1G57GW的Datasheet PDF文件第3页浏览型号74LVC1G57GW的Datasheet PDF文件第5页浏览型号74LVC1G57GW的Datasheet PDF文件第6页浏览型号74LVC1G57GW的Datasheet PDF文件第7页 
74LVC1G57  
Philips Semiconductors  
Low-power configurable multiple function gate  
8. Functional description  
8.1 Function table  
Table 5:  
Function table[1]  
Input  
Output  
C
L
B
L
A
L
Y
H
L
L
L
H
L
L
H
H
L
H
L
L
H
L
H
H
H
H
L
L
H
L
L
H
H
H
H
H
[1] H = HIGH voltage level;  
L = LOW voltage level.  
8.2 Logic configurations  
Table 6:  
Function selection table  
Logic function  
Figure  
2-input AND  
see Figure 4  
see Figure 7  
see Figure 5 and 6  
see Figure 5 and 6  
see Figure 7  
see Figure 4  
see Figure 8  
see Figure 9  
see Figure 10  
2-input AND with both inputs inverted  
2-input NAND with inverted input  
2-input OR with inverted input  
2-input NOR  
2-input NOR with both inputs inverted  
2-input XNOR  
Inverter  
Buffer  
V
CC  
V
CC  
B
C
B
Y
C
Y
B
1
2
3
6
5
4
C
Y
B
1
2
3
6
5
4
C
Y
B
C
B
Y
C
Y
001aab585  
001aab584  
Fig 4. 2-input AND gate or 2-input NOR  
gate with both inputs inverted.  
Fig 5. 2-input NAND gate with input B  
inverted or 2-input OR gate with  
inverted C input.  
9397 750 13722  
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.  
Product data sheet  
Rev. 01 — 6 September 2004  
4 of 18  

与74LVC1G57GW相关器件

型号 品牌 描述 获取价格 数据表
74LVC1G57GW,125 NXP 暂无描述

获取价格

74LVC1G57GW,132 NXP Logic Circuit, CMOS, PDSO6

获取价格

74LVC1G57GW-Q100 NEXPERIA Low-power configurable multiple function gate

获取价格

74LVC1G57-Q100 NEXPERIA Low-power configurable multiple function gate

获取价格

74LVC1G57W6 DIODES CONFIGURABLE MULTIPLE-FUNCTION GATE

获取价格

74LVC1G57W6-7 DIODES CONFIGURABLE MULTIPLE-FUNCTION GATE

获取价格