5秒后页面跳转
74LVC1G17GV,125 PDF预览

74LVC1G17GV,125

更新时间: 2024-09-16 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
21页 364K
描述
74LVC1G17 - Single Schmitt trigger buffer TSOP 5-Pin

74LVC1G17GV,125 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:TSOP包装说明:TSSOP, TSOP5/6,.11,37
针数:5Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:3.05
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.9 mm
负载电容(CL):50 pF逻辑集成电路类型:BUFFER
最大I(ol):0.024 A湿度敏感等级:1
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSOP5/6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:7 ns
传播延迟(tpd):14 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.5 mmBase Number Matches:1

74LVC1G17GV,125 数据手册

 浏览型号74LVC1G17GV,125的Datasheet PDF文件第2页浏览型号74LVC1G17GV,125的Datasheet PDF文件第3页浏览型号74LVC1G17GV,125的Datasheet PDF文件第4页浏览型号74LVC1G17GV,125的Datasheet PDF文件第5页浏览型号74LVC1G17GV,125的Datasheet PDF文件第6页浏览型号74LVC1G17GV,125的Datasheet PDF文件第7页 
74LVC1G17  
Single Schmitt trigger buffer  
Rev. 10 — 29 June 2012  
Product data sheet  
1. General description  
The 74LVC1G17 provides a buffer function with Schmitt trigger input. It is capable of  
transforming slowly changing input signals into sharply defined outputs.  
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of  
this device in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
High noise immunity  
Complies with JEDEC standard  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Unlimited rise and fall times  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and from 40 C to +125 C  
 
 

74LVC1G17GV,125 替代型号

型号 品牌 替代类型 描述 数据表
74LVC1G17SE-7 DIODES

功能相似

SINGLE SCHMITT-TRIGGER BUFFER

与74LVC1G17GV,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G17GV-Q100 NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17GV-Q100,1 NXP

获取价格

74LVC1G17-Q100 - Single Schmitt trigger buffer TSOP 5-Pin
74LVC1G17GV-Q100,125 NXP

获取价格

Buffer, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5
74LVC1G17GW NXP

获取价格

Single Schmitt-trigger buffer
74LVC1G17GW NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17GW-Q100 NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17GW-Q100 NXP

获取价格

LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353
74LVC1G17GW-Q100,1 NXP

获取价格

74LVC1G17-Q100 - Single Schmitt trigger buffer TSSOP 5-Pin
74LVC1G17GX NXP

获取价格

Single Schmitt trigger buffer
74LVC1G17GX NEXPERIA

获取价格

Single Schmitt trigger bufferProduction