5秒后页面跳转
74LVC1G17GW-Q100 PDF预览

74LVC1G17GW-Q100

更新时间: 2024-11-19 11:11:43
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
14页 231K
描述
Single Schmitt trigger bufferProduction

74LVC1G17GW-Q100 数据手册

 浏览型号74LVC1G17GW-Q100的Datasheet PDF文件第2页浏览型号74LVC1G17GW-Q100的Datasheet PDF文件第3页浏览型号74LVC1G17GW-Q100的Datasheet PDF文件第4页浏览型号74LVC1G17GW-Q100的Datasheet PDF文件第5页浏览型号74LVC1G17GW-Q100的Datasheet PDF文件第6页浏览型号74LVC1G17GW-Q100的Datasheet PDF文件第7页 
74LVC1G17-Q100  
Single Schmitt trigger buffer  
Rev. 5 — 14 January 2022  
Product data sheet  
1. General description  
The 74LVC1G17-Q100 is a single buffer Schmitt-trigger. Inputs can be driven from either 3.3 V  
or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5  
V environments. This device is fully specified for partial power down applications using IOFF. The  
IOFF circuitry disables the output, preventing the potentially damaging backflow current through the  
device when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 1.65 V to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
CMOS low power dissipation  
IOFF circuitry provides partial Power-down mode operation  
±24 mA output drive (VCC = 3.0 V)  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Unlimited rise and fall times  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)  
Multiple package options  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC1G17GW-Q100  
-40 °C to +125 °C  
TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1  
body width 1.25 mm  
74LVC1G17GV-Q100  
74LVC1G17GM-Q100  
-40 °C to +125 °C  
-40 °C to +125 °C  
SC-74A  
XSON6  
plastic surface-mounted package; 5 leads  
SOT753  
SOT886  
plastic extremely thin small outline package;  
no leads; 6 terminals; body 1 × 1.45 × 0.5 mm  
 
 
 

74LVC1G17GW-Q100 替代型号

型号 品牌 替代类型 描述 数据表
74LVC1G34GW NEXPERIA

功能相似

Single bufferProduction
74LVC1G34GW NXP

功能相似

Single buffernull

与74LVC1G17GW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G17GW-Q100,1 NXP

获取价格

74LVC1G17-Q100 - Single Schmitt trigger buffer TSSOP 5-Pin
74LVC1G17GX NXP

获取价格

Single Schmitt trigger buffer
74LVC1G17GX NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17GX4 NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17Q DIODES

获取价格

Schmitt Trigger Single Buffer
74LVC1G17-Q100 NXP

获取价格

NXP Logic – Q100 logic portfolio
74LVC1G17SE-7 DIODES

获取价格

SINGLE SCHMITT-TRIGGER BUFFER
74LVC1G17W5-7 DIODES

获取价格

SINGLE SCHMITT-TRIGGER BUFFER
74LVC1G18 NXP

获取价格

1-of-2 non-inverting demultiplexer with 3-state deselected output
74LVC1G18GV NEXPERIA

获取价格

1-of-2 non-inverting demultiplexer with 3-state deselected outputProduction