5秒后页面跳转
74LVC1G08GV-Q100 PDF预览

74LVC1G08GV-Q100

更新时间: 2024-11-21 11:13:39
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
12页 213K
描述
Single 2-input AND gateProduction

74LVC1G08GV-Q100 数据手册

 浏览型号74LVC1G08GV-Q100的Datasheet PDF文件第2页浏览型号74LVC1G08GV-Q100的Datasheet PDF文件第3页浏览型号74LVC1G08GV-Q100的Datasheet PDF文件第4页浏览型号74LVC1G08GV-Q100的Datasheet PDF文件第5页浏览型号74LVC1G08GV-Q100的Datasheet PDF文件第6页浏览型号74LVC1G08GV-Q100的Datasheet PDF文件第7页 
74LVC1G08-Q100  
Single 2-input AND gate  
Rev. 4 — 9 February 2022  
Product data sheet  
1. General description  
The 74LVC1G08-Q100 is a single 2-input AND gate. Inputs can be driven from either 3.3 V or  
5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V  
applications.  
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall time.  
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry  
disables the output, preventing the damaging backflow current through the device when it is  
powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 1.65 V to 5.5 V  
High noise immunity  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power dissipation  
Direct interface with TTL levels  
Overvoltage tolerant inputs to 5.5 V  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance ≤ 250 mA  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC1G08GW-Q100 -40 °C to +125 °C  
TSSOP5  
plastic thin shrink small outline package; 5 leads; SOT353-1  
body width 1.25 mm  
74LVC1G08GV-Q100 -40 °C to +125 °C  
74LVC1G08GM-Q100 -40 °C to +125 °C  
SC-74A  
XSON6  
plastic surface-mounted package; 5 leads  
SOT753  
SOT886  
plastic extremely thin small outline package;  
no leads; 6 terminals; body 1 × 1.45 × 0.5 mm  
 
 
 

与74LVC1G08GV-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G08GW NXP

获取价格

Single 2-input AND gate
74LVC1G08GW NEXPERIA

获取价格

Single 2-input AND gateProduction
74LVC1G08GW,115 NXP

获取价格

74LVC1G08 - Single 2-input AND gate TSSOP 5-Pin
74LVC1G08GW,125 NXP

获取价格

74LVC1G08 - Single 2-input AND gate TSSOP 5-Pin
74LVC1G08GW-G NXP

获取价格

IC LVC/LCX/Z SERIES, 2-INPUT AND GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1,
74LVC1G08GW-Q100 NEXPERIA

获取价格

Single 2-input AND gateProduction
74LVC1G08GW-Q100,1 NXP

获取价格

74LVC1G08-Q100 - Single 2-input AND gate TSSOP 5-Pin
74LVC1G08GX NXP

获取价格

Single 2-input AND gate
74LVC1G08GX NEXPERIA

获取价格

Single 2-input AND gateProduction
74LVC1G08Q DIODES

获取价格

Single 2 Input AND Gate