5秒后页面跳转
74LVC1G08GW PDF预览

74LVC1G08GW

更新时间: 2024-11-21 11:12:23
品牌 Logo 应用领域
安世 - NEXPERIA PC光电二极管逻辑集成电路
页数 文件大小 规格书
17页 261K
描述
Single 2-input AND gateProduction

74LVC1G08GW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP-5Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:0.74Samacsys Confidence:
Samacsys Status:ReleasedSamacsys PartID:234923
Samacsys Pin Count:5Samacsys Part Category:Integrated Circuit
Samacsys Package Category:OtherSamacsys Footprint Name:SOT65P210X110-5N
Samacsys Released Date:2017-01-12 09:39:31Is Samacsys:N
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
逻辑集成电路类型:AND GATE湿度敏感等级:1
功能数量:1输入次数:2
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):10.5 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74LVC1G08GW 数据手册

 浏览型号74LVC1G08GW的Datasheet PDF文件第2页浏览型号74LVC1G08GW的Datasheet PDF文件第3页浏览型号74LVC1G08GW的Datasheet PDF文件第4页浏览型号74LVC1G08GW的Datasheet PDF文件第5页浏览型号74LVC1G08GW的Datasheet PDF文件第6页浏览型号74LVC1G08GW的Datasheet PDF文件第7页 
74LVC1G08  
Single 2-input AND gate  
Rev. 14 — 24 February 2022  
Product data sheet  
1. General description  
The 74LVC1G08 is a single 2-input AND gate. Inputs can be driven from either 3.3 V or 5 V  
devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V  
applications.  
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall time.  
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry  
disables the output, preventing the damaging backflow current through the device when it is  
powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
High noise immunity  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power dissipation  
Direct interface with TTL levels  
Overvoltage tolerant inputs to 5.5 V  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance ≤ 250 mA  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from −40 °C to +85 °C and −40 °C to +125 °C  
 
 

74LVC1G08GW 替代型号

型号 品牌 替代类型 描述 数据表
TC7SZ08FU TOSHIBA

类似代替

2 INPUT AND GATE
74LVC1G08SE-7 DIODES

功能相似

SINGLE 2 INPUT POSITIVE AND GATE
NL17SZ08DFT2G ONSEMI

功能相似

Single 2−Input AND Gate

与74LVC1G08GW相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G08GW,115 NXP

获取价格

74LVC1G08 - Single 2-input AND gate TSSOP 5-Pin
74LVC1G08GW,125 NXP

获取价格

74LVC1G08 - Single 2-input AND gate TSSOP 5-Pin
74LVC1G08GW-G NXP

获取价格

IC LVC/LCX/Z SERIES, 2-INPUT AND GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1,
74LVC1G08GW-Q100 NEXPERIA

获取价格

Single 2-input AND gateProduction
74LVC1G08GW-Q100,1 NXP

获取价格

74LVC1G08-Q100 - Single 2-input AND gate TSSOP 5-Pin
74LVC1G08GX NXP

获取价格

Single 2-input AND gate
74LVC1G08GX NEXPERIA

获取价格

Single 2-input AND gateProduction
74LVC1G08Q DIODES

获取价格

Single 2 Input AND Gate
74LVC1G08-Q100 NXP

获取价格

NXP Logic – Q100 logic portfolio
74LVC1G08SE DIODES

获取价格

SINGLE 2 INPUT POSITIVE AND GATE