Datasheet > 74LVC1G00_11

74LVC1G00_11

更新时间： 2024-09-15 08:04:11

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74LVC1G00_11 数据手册

74LVC1G00

Single 2-input NAND gate

Rev. 9 — 7 December 2011

Product data sheet

1. General description

The 74LVC1G00 provides the single 2-input NAND function.

Input can be driven from either 3.3 V or 5 V devices. These features allow the use of

these devices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall

time.

This device is fully specified for partial power-down applications using I_OFF

The I_OFFcircuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

2. Features and benefits

 Wide supply voltage range from 1.65 V to 5.5 V

 High noise immunity

 Complies with JEDEC standard:

 JESD8-7 (1.65 V to 1.95 V)

 JESD8-5 (2.3 V to 2.7 V)

 JESD8-B/JESD36 (2.7 V to 3.6 V)

 24 mA output drive (V_CC= 3.0 V)

 CMOS low power consumption

 Latch-up performance exceeds 250 mA

 Direct interface with TTL levels

 Inputs accept voltages up to 5 V

 Multiple package options

 ESD protection:

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V

 Specified from 40 C to +85 C and 40 C to +125 C

12 3 4 5 6 7...17

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74LVC1G00FZ4-7	DIODES	获取价格	SINGLE 2 INPUT POSITIVE NAND GATE
74LVC1G00GF	NXP	获取价格	Single 2-input NAND gate
74LVC1G00GF,132	NXP	获取价格	74LVC1G00 - Single 2-input NAND-gate SON 6-Pin
74LVC1G00GM	NEXPERIA	获取价格	Single 2-input NAND gateProduction
74LVC1G00GM	NXP	获取价格	Single 2-input NAND gate
74LVC1G00GM,115	NXP	获取价格	74LVC1G00 - Single 2-input NAND-gate SON 6-Pin
74LVC1G00GM,125	NXP	获取价格	74LVC1G00 - Single 2-input NAND-gate SON 6-Pin
74LVC1G00GM,132	NXP	获取价格	74LVC1G00 - Single 2-input NAND-gate SON 6-Pin
74LVC1G00GN	NXP	获取价格	Single 2-input NAND gate
74LVC1G00GN	NEXPERIA	获取价格	Single 2-input NAND gateProduction