5秒后页面跳转
74HC595 PDF预览

74HC595

更新时间: 2024-01-27 02:50:44
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
10页 300K
描述
8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs

74HC595 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证:符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.08Is Samacsys:N
其他特性:SERIAL STANDARD OUTPUT FOR CASCADING计数方向:RIGHT
系列:HC/UHJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:SERIAL IN PARALLEL OUT湿度敏感等级:1
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):265 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:24 MHzBase Number Matches:1

74HC595 数据手册

 浏览型号74HC595的Datasheet PDF文件第2页浏览型号74HC595的Datasheet PDF文件第3页浏览型号74HC595的Datasheet PDF文件第4页浏览型号74HC595的Datasheet PDF文件第5页浏览型号74HC595的Datasheet PDF文件第6页浏览型号74HC595的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
J SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
High–Performance Silicon–Gate CMOS  
16  
1
The MC54/74HC595A is identical in pinout to the LS595. The device  
inputs are compatible with standard CMOS outputs; with pullup resistors,  
they are compatible with LSTTL outputs.  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
The HC595A consists of an 8–bit shift register and an 8–bit D–type latch  
with three–state parallel outputs. The shift register accepts serial data and  
provides a serial output. The shift register also provides parallel data to the  
8–bit latch. The shift register and latch have independent clock inputs. This  
device also has an asynchronous reset for the shift register.  
The HC595A directly interfaces with the Motorola SPI serial data port on  
CMOS MPUs and MCUs.  
16  
1
D SUFFIX  
SOIC PACKAGE  
CASE 751B–05  
16  
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
Low Input Current: 1.0 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
1
DT SUFFIX  
TSSOP PACKAGE  
CASE 948F–01  
16  
1
ORDERING INFORMATION  
Chip Complexity: 328 FETs or 82 Equivalent Gates  
Improvements over HC595  
— Improved Propagation Delays  
— 50% Lower Quiescent Power  
— Improved Input Noise and Latchup Immunity  
MC54HCXXXAJ  
Ceramic  
Plastic  
SOIC  
MC74HCXXXAN  
MC74HCXXXAD  
MC74HCXXXADT  
TSSOP  
LOGIC DIAGRAM  
PIN ASSIGNMENT  
Q
1
2
16  
15  
V
CC  
SERIAL  
DATA  
INPUT  
B
C
D
14  
15  
1
A
Q
Q
A
B
Q
Q
Q
A
A
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
2
3
4
5
Q
C
Q
OUTPUT ENABLE  
LATCH CLOCK  
SHIFT CLOCK  
RESET  
E
PARALLEL  
DATA  
OUTPUTS  
Q
Q
Q
Q
Q
D
E
F
Q
Q
F
SHIFT  
REGISTER  
LATCH  
G
6
7
Q
H
G
H
GND  
SQ  
H
SHIFT  
CLOCK  
11  
10  
12  
13  
SERIAL  
DATA  
9
RESET  
SQ  
H
OUTPUT  
LATCH  
CLOCK  
OUTPUT  
ENABLE  
V
= PIN 16  
CC  
GND = PIN 8  
10/95  
REV 6  
Motorola, Inc. 1995  

与74HC595相关器件

型号 品牌 获取价格 描述 数据表
74HC595-50 HGSEMI

获取价格

8位CMOS 移位寄存器, 驱动电流:50mA
74HC595BQ NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74HC595BQ NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HC595BQ115 NXP

获取价格

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
74HC595BQ-Q100 NXP

获取价格

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
74HC595BQ-Q100 NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HC595BQ-Q100,115 NXP

获取价格

74HC(T)595-Q100 - 8-bit serial-in, serial or parallel-out shift register with output latch
74HC595BZ NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HC595D NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HC595D NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state