5秒后页面跳转
74HC595BQ-Q100 PDF预览

74HC595BQ-Q100

更新时间: 2024-02-23 04:01:51
品牌 Logo 应用领域
恩智浦 - NXP 移位寄存器触发器锁存器逻辑集成电路
页数 文件大小 规格书
23页 219K
描述
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

74HC595BQ-Q100 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:QFN包装说明:2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT763-1, DHVQFN-16
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.82
计数方向:RIGHT系列:HC/UH
JESD-30 代码:R-PQCC-N16长度:3.5 mm
逻辑集成电路类型:SERIAL IN PARALLEL OUT湿度敏感等级:1
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装形状:RECTANGULAR
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
传播延迟(tpd):240 ns筛选级别:AEC-Q100
座面最大高度:1 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:2.5 mm最小 fmax:24 MHz

74HC595BQ-Q100 数据手册

 浏览型号74HC595BQ-Q100的Datasheet PDF文件第2页浏览型号74HC595BQ-Q100的Datasheet PDF文件第3页浏览型号74HC595BQ-Q100的Datasheet PDF文件第4页浏览型号74HC595BQ-Q100的Datasheet PDF文件第5页浏览型号74HC595BQ-Q100的Datasheet PDF文件第6页浏览型号74HC595BQ-Q100的Datasheet PDF文件第7页 
74HC595-Q100; 74HCT595-Q100  
8-bit serial-in, serial or parallel-out shift register with output  
latches; 3-state  
Rev. 2 — 10 April 2013  
Product data sheet  
1. General description  
The 74HC595-Q100; 74HCT595-Q100 are high-speed Si-gate CMOS devices and are pin  
compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with  
JEDEC standard No. 7A.  
The 74HC595-Q100; 74HCT595-Q100 are 8-stage serial shift registers with a storage  
register and 3-state outputs. The registers have separate clocks. Data is shifted on the  
positive-going transitions of the shift register clock input (SHCP). The data in each register  
is transferred to the storage register on a positive-going transition of the storage register  
clock input (STCP). If both clocks are connected together, the shift register is always one  
clock pulse ahead of the storage register.  
The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading.  
It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The  
storage register has 8 parallel 3-state bus driver outputs. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
8-bit serial input  
8-bit serial or parallel output  
Storage register with 3-state outputs  
Shift register with direct clear  
100 MHz (typical) shift out frequency  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  

与74HC595BQ-Q100相关器件

型号 品牌 描述 获取价格 数据表
74HC595BQ-Q100,115 NXP 74HC(T)595-Q100 - 8-bit serial-in, serial or parallel-out shift register with output latch

获取价格

74HC595BZ NEXPERIA 8-bit serial-in, serial or parallel-out shift

获取价格

74HC595D NEXPERIA 8-bit serial-in, serial or parallel-out shift

获取价格

74HC595D NXP 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

获取价格

74HC595D TGS 8-Bit Shift Registers with Output Latches

获取价格

74HC595D TOSHIBA 8-bit Shift Register, SOIC16

获取价格