5秒后页面跳转
74HC595D-Q100 PDF预览

74HC595D-Q100

更新时间: 2022-05-09 07:54:29
品牌 Logo 应用领域
恩智浦 - NXP 移位寄存器锁存器
页数 文件大小 规格书
23页 219K
描述
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

74HC595D-Q100 数据手册

 浏览型号74HC595D-Q100的Datasheet PDF文件第2页浏览型号74HC595D-Q100的Datasheet PDF文件第3页浏览型号74HC595D-Q100的Datasheet PDF文件第4页浏览型号74HC595D-Q100的Datasheet PDF文件第5页浏览型号74HC595D-Q100的Datasheet PDF文件第6页浏览型号74HC595D-Q100的Datasheet PDF文件第7页 
74HC595-Q100; 74HCT595-Q100  
8-bit serial-in, serial or parallel-out shift register with output  
latches; 3-state  
Rev. 2 — 10 April 2013  
Product data sheet  
1. General description  
The 74HC595-Q100; 74HCT595-Q100 are high-speed Si-gate CMOS devices and are pin  
compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with  
JEDEC standard No. 7A.  
The 74HC595-Q100; 74HCT595-Q100 are 8-stage serial shift registers with a storage  
register and 3-state outputs. The registers have separate clocks. Data is shifted on the  
positive-going transitions of the shift register clock input (SHCP). The data in each register  
is transferred to the storage register on a positive-going transition of the storage register  
clock input (STCP). If both clocks are connected together, the shift register is always one  
clock pulse ahead of the storage register.  
The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading.  
It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The  
storage register has 8 parallel 3-state bus driver outputs. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
8-bit serial input  
8-bit serial or parallel output  
Storage register with 3-state outputs  
Shift register with direct clear  
100 MHz (typical) shift out frequency  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  

与74HC595D-Q100相关器件

型号 品牌 描述 获取价格 数据表
74HC595DR2G ONSEMI 8−Bit Serial−Input/Serial or Parallel−Output Shift Register with Latched

获取价格

74HC595DTR2G ONSEMI 8−Bit Serial−Input/Serial or Parallel−Output Shift Register with Latched

获取价格

74HC595N NXP 8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

获取价格

74HC595N,112 NXP 74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3

获取价格

74HC595P TGS 8-Bit Shift Registers with Output Latches

获取价格

74HC595PW NEXPERIA 8-bit serial-in, serial or parallel-out shift

获取价格