5秒后页面跳转
74HC595PW PDF预览

74HC595PW

更新时间: 2024-01-14 12:34:08
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
21页 322K
描述
8-bit serial-in, serial or parallel-out shift register with output latches; 3-stateProduction

74HC595PW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:TSSOP
包装说明:4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:3.69其他特性:SERIAL STANDARD OUTPUT FOR CASCADING
计数方向:RIGHT系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm逻辑集成电路类型:SERIAL IN PARALLEL OUT
最大频率@ Nom-Sup:20000000 Hz湿度敏感等级:1
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):265 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Shift Registers
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:24 MHz

74HC595PW 数据手册

 浏览型号74HC595PW的Datasheet PDF文件第2页浏览型号74HC595PW的Datasheet PDF文件第3页浏览型号74HC595PW的Datasheet PDF文件第4页浏览型号74HC595PW的Datasheet PDF文件第5页浏览型号74HC595PW的Datasheet PDF文件第6页浏览型号74HC595PW的Datasheet PDF文件第7页 
74HC595; 74HCT595  
8-bit serial-in, serial or parallel-out shift register with output  
latches; 3-state  
Rev. 11 — 10 September 2021  
Product data sheet  
1. General description  
The 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage  
register and 3-state outputs. Both the shift and storage register have separate clocks. The device  
features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous  
reset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH  
transitions of the SHCP input. The data in the shift register is transferred to the storage register  
on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift  
register will always be one clock pulse ahead of the storage register. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW. A HIGH on OE causes the  
outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the  
state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors  
to interface inputs to voltages in excess of VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
8-bit serial input  
8-bit serial or parallel output  
Storage register with 3-state outputs  
Shift register with direct clear  
100 MHz (typical) shift out frequency  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
Input levels:  
For 74HC595: CMOS level  
For 74HCT595: TTL level  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  
 
 
 

与74HC595PW相关器件

型号 品牌 描述 获取价格 数据表
74HC595PW,818 NXP 74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3

获取价格

74HC595PW-Q100 NXP 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

获取价格

74HC595PW-Q100 NEXPERIA 8-bit serial-in, serial or parallel-out shift

获取价格

74HC595PW-Q100,118 NXP 74HC(T)595-Q100 - 8-bit serial-in, serial or parallel-out shift register with output latch

获取价格

74HC595PW-T NXP 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

获取价格

74HC595S16 DIODES 8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER

获取价格