5秒后页面跳转
74HC595DB-T PDF预览

74HC595DB-T

更新时间: 2023-02-26 15:29:38
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
24页 251K
描述
IC HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, 5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16, Shift Register

74HC595DB-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SSOP
包装说明:SSOP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.3其他特性:SERIAL STANDARD OUTPUT FOR CASCADING
计数方向:RIGHT系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:6.2 mm逻辑集成电路类型:SERIAL IN PARALLEL OUT
湿度敏感等级:1位数:8
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):265 ns
认证状态:Not Qualified座面最大高度:2 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:5.3 mm最小 fmax:24 MHz

74HC595DB-T 数据手册

 浏览型号74HC595DB-T的Datasheet PDF文件第2页浏览型号74HC595DB-T的Datasheet PDF文件第3页浏览型号74HC595DB-T的Datasheet PDF文件第4页浏览型号74HC595DB-T的Datasheet PDF文件第5页浏览型号74HC595DB-T的Datasheet PDF文件第6页浏览型号74HC595DB-T的Datasheet PDF文件第7页 
74HC595; 74HCT595  
8-bit serial-in, serial or parallel-out shift register with output  
latches; 3-state  
Rev. 7 — 26 January 2015  
Product data sheet  
1. General description  
The 74HC595; 74HCT595 are high-speed Si-gate CMOS devices and are pin compatible  
with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC  
standard No. 7A.  
The 74HC595; 74HCT595 are 8-stage serial shift registers with a storage register and  
3-state outputs. The registers have separate clocks.  
Data is shifted on the positive-going transitions of the shift register clock input (SHCP).  
The data in each register is transferred to the storage register on a positive-going  
transition of the storage register clock input (STCP). If both clocks are connected together,  
the shift register will always be one clock pulse ahead of the storage register.  
The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading.  
It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The  
storage register has 8 parallel 3-state bus driver outputs. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW.  
2. Features and benefits  
8-bit serial input  
8-bit serial or parallel output  
Storage register with 3-state outputs  
Shift register with direct clear  
100 MHz (typical) shift out frequency  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from 40 C to +85 C and from 40 C to +125 C  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  

与74HC595DB-T相关器件

型号 品牌 获取价格 描述 数据表
74HC595D-Q100 NXP

获取价格

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
74HC595D-Q100 NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HC595DR2G ONSEMI

获取价格

8−Bit Serial−Input/Serial or Parallel−Output Shift Register with Latched
74HC595DTR2G ONSEMI

获取价格

8−Bit Serial−Input/Serial or Parallel−Output Shift Register with Latched
74HC595N NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74HC595N,112 NXP

获取价格

74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3
74HC595P TGS

获取价格

8-Bit Shift Registers with Output Latches
74HC595PW NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HC595PW NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74HC595PW,818 NXP

获取价格

74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3