5秒后页面跳转
74HC373BQ PDF预览

74HC373BQ

更新时间: 2024-11-29 11:12:59
品牌 Logo 应用领域
安世 - NEXPERIA 驱动逻辑集成电路
页数 文件大小 规格书
16页 277K
描述
Octal D-type transparent latch; 3-stateProduction

74HC373BQ 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:HVQCCN,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.57
系列:HC/UHJESD-30 代码:R-PQCC-N20
JESD-609代码:e4长度:4.5 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装形状:RECTANGULAR封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):265 ns
座面最大高度:1 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:2.5 mmBase Number Matches:1

74HC373BQ 数据手册

 浏览型号74HC373BQ的Datasheet PDF文件第2页浏览型号74HC373BQ的Datasheet PDF文件第3页浏览型号74HC373BQ的Datasheet PDF文件第4页浏览型号74HC373BQ的Datasheet PDF文件第5页浏览型号74HC373BQ的Datasheet PDF文件第6页浏览型号74HC373BQ的Datasheet PDF文件第7页 
74HC373; 74HCT373  
Octal D-type transparent latch; 3-state  
Rev. 8 — 6 September 2021  
Product data sheet  
1. General description  
The 74HC373; 74HCT373 is an octal D-type transparent latch with 3-state outputs. The device  
features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs  
enter the latches. In this condition the latches are transparent, a latch output will change each time  
its corresponding D-input changes. When LE is LOW the latches store the information that was  
present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE  
causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not  
affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting  
resistors to interface inputs to voltages in excess of VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 V to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
Input levels:  
For 74HC373: CMOS level  
For 74HCT373: TTL level  
3-state non-inverting outputs for bus oriented applications  
Common 3-state output enable input  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC373D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO20  
plastic small outline package; 20 leads;  
body width 7.5 mm  
SOT163-1  
74HCT373D  
74HC373PW  
74HCT373PW  
74HC373BQ  
74HCT373BQ  
TSSOP20  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
SOT360-1  
SOT764-1  
DHVQFN20 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 20 terminals;  
body 2.5 × 4.5 × 0.85 mm  
 
 
 

与74HC373BQ相关器件

型号 品牌 获取价格 描述 数据表
74HC373BQ,115 NXP

获取价格

74HC(T)373 - Octal D-type transparent latch; 3-state QFN 20-Pin
74HC373BQ-Q100 NXP

获取价格

Octal D-type transparent latch; 3-state
74HC373BQ-Q100 NEXPERIA

获取价格

Octal D-type transparent latch; 3-stateProduction
74HC373BQ-Q100,115 NXP

获取价格

74HC(T)373-Q100 - Octal D-type transparent latch; 3-state QFN 20-Pin
74HC373D NXP

获取价格

Octal D-type transparent latch; 3-state
74HC373D NEXPERIA

获取价格

Octal D-type transparent latch; 3-stateProduction
74HC373D TOSHIBA

获取价格

Octal D-Type Latch, SOIC20
74HC373D,652 NXP

获取价格

74HC(T)373 - Octal D-type transparent latch; 3-state SOP 20-Pin
74HC373D,653 NXP

获取价格

74HC(T)373 - Octal D-type transparent latch; 3-state SOP 20-Pin
74HC373D/T3 NXP

获取价格

IC HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 7.50 MM, PLASTIC, MS-013, SOT-163-1, S