5秒后页面跳转
74F1071SCX_NL PDF预览

74F1071SCX_NL

更新时间: 2024-11-29 04:00:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
6页 100K
描述
18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

74F1071SCX_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.300 INCH, LEAD FREE, MS-013, SOIC-20
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.61其他特性:LOW CAPACITANCE, CMOS COMPATIBLE
接口集成电路类型:DIODE BUS TERMINATION ARRAYJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8015 mm
湿度敏感等级:1功能数量:1
信号线数量:18端子数量:20
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:2.642 mm表面贴装:YES
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.493 mmBase Number Matches:1

74F1071SCX_NL 数据手册

 浏览型号74F1071SCX_NL的Datasheet PDF文件第2页浏览型号74F1071SCX_NL的Datasheet PDF文件第3页浏览型号74F1071SCX_NL的Datasheet PDF文件第4页浏览型号74F1071SCX_NL的Datasheet PDF文件第5页浏览型号74F1071SCX_NL的Datasheet PDF文件第6页 
October 1994  
Revised March 2005  
74F1071  
18-Bit Undershoot/Overshoot Clamp  
and ESD Protection Device  
General Description  
Features  
The 74F1071 is an 18-bit undershoot/overshoot clamp  
which is designed to limit bus voltages and also to protect  
more sensitive devices from electrical overstress due to  
electrostatic discharge (ESD). The inputs of the device  
aggressively clamp voltage excursions nominally at 0.5V  
below and 7V above ground.  
18-bit array structure in 20-pin package  
FAST Bipolar voltage clamping action  
Dual center pin grounds for min inductance  
Robust design for ESD protection  
Low input capacitance  
Optimum voltage clamping for 5V CMOS/TTL  
applications  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74F1071SC  
M20B  
M20B  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
74F1071SCX_NL  
(Note 1)  
Pb-Free 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
74F1071MSA  
MSA20  
MSA20  
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide  
74F1071MSAX_NL  
(Note 1)  
Pb-Free 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide  
74F1071MTC  
MTC20  
MTC20  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74F1071MTCX_NL  
(Note 1)  
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
Connection Diagram  
Note: Simplified Component Representation  
FAST is a registered trademark of Fairchild Semiconductor Corporation.  
© 2005 Fairchild Semiconductor Corporation  
DS011685  
www.fairchildsemi.com  

74F1071SCX_NL 替代型号

型号 品牌 替代类型 描述 数据表
74F1071SC FAIRCHILD

功能相似

18-Bit Undershoot/Overshoot Clamp

与74F1071SCX_NL相关器件

型号 品牌 获取价格 描述 数据表
74F109 FAIRCHILD

获取价格

Dual JK Positive Edge-Triggered Flip-Flop
74F109 NXP

获取价格

Positive J-K positive edge-triggered flip-flops
74F109_00 FAIRCHILD

获取价格

Dual JK Positive Edge-Triggered Flip-Flop
74F109D YAGEO

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109DC ETC

获取价格

J-K-Type Flip-Flop
74F109DCQM FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, CDIP16,
74F109DCQR FAIRCHILD

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109D-T YAGEO

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109N YAGEO

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109PC FAIRCHILD

获取价格

Dual JK Positive Edge-Triggered Flip-Flop