5秒后页面跳转
74F109PCQR PDF预览

74F109PCQR

更新时间: 2024-02-09 15:10:25
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器
页数 文件大小 规格书
7页 81K
描述
J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, PDIP16, PLASTIC, DIP-16

74F109PCQR 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.11
Is Samacsys:N系列:F/FAST
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
长度:19.18 mm逻辑集成电路类型:J-KBAR FLIP-FLOP
位数:2功能数量:2
端子数量:16最高工作温度:70 °C
最低工作温度:输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V传播延迟(tpd):9.2 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:125 MHzBase Number Matches:1

74F109PCQR 数据手册

 浏览型号74F109PCQR的Datasheet PDF文件第2页浏览型号74F109PCQR的Datasheet PDF文件第3页浏览型号74F109PCQR的Datasheet PDF文件第4页浏览型号74F109PCQR的Datasheet PDF文件第5页浏览型号74F109PCQR的Datasheet PDF文件第6页浏览型号74F109PCQR的Datasheet PDF文件第7页 
April 1988  
Revised September 2000  
74F109  
Dual JK Positive Edge-Triggered Flip-Flop  
Asynchronous Inputs:  
General Description  
LOW input to SD sets Q to HIGH level  
LOW input to CD sets Q to LOW level  
The F109 consists of two high-speed, completely indepen-  
dent transition clocked JK flip-flops. The clocking operation  
is independent of rise and fall times of the clock waveform.  
The JK design allows operation as a D-type flip-flop (refer  
to F74 data sheet) by connecting the J and K inputs.  
Clear and Set are independent of clock  
Simultaneous LOW on CD and SD makes  
both Q and Q HIGH  
Ordering Code:  
Order Number Package Number  
Package Description  
74F109SC  
74F109SJ  
74F109PC  
M16A  
M16D  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 2000 Fairchild Semiconductor Corporation  
DS009471  
www.fairchildsemi.com  

与74F109PCQR相关器件

型号 品牌 获取价格 描述 数据表
74F109SC NSC

获取价格

Dual JK Positive Edge-Triggered Flip-Flop
74F109SC TI

获取价格

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop
74F109SC FAIRCHILD

获取价格

Dual JK Positive Edge-Triggered Flip-Flop
74F109SC_NL FAIRCHILD

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109SCQR FAIRCHILD

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109SCX TI

获取价格

F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74F109SCX_NL FAIRCHILD

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109SJ TI

获取价格

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop
74F109SJ FAIRCHILD

获取价格

Dual JK Positive Edge-Triggered Flip-Flop
74F109SJ NSC

获取价格

Dual JK Positive Edge-Triggered Flip-Flop