5秒后页面跳转
74F109SC_NL PDF预览

74F109SC_NL

更新时间: 2024-01-18 02:06:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器
页数 文件大小 规格书
7页 81K
描述
J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16, 0.150 INCH, MS-012, SOIC-16

74F109SC_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.11
系列:F/FASTJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:9.9 mm
逻辑集成电路类型:J-KBAR FLIP-FLOP最大频率@ Nom-Sup:90000000 Hz
最大I(ol):0.02 A湿度敏感等级:1
位数:2功能数量:2
端子数量:16最高工作温度:70 °C
最低工作温度:输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):17 mA
传播延迟(tpd):9.2 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:90 MHz
Base Number Matches:1

74F109SC_NL 数据手册

 浏览型号74F109SC_NL的Datasheet PDF文件第2页浏览型号74F109SC_NL的Datasheet PDF文件第3页浏览型号74F109SC_NL的Datasheet PDF文件第4页浏览型号74F109SC_NL的Datasheet PDF文件第5页浏览型号74F109SC_NL的Datasheet PDF文件第6页浏览型号74F109SC_NL的Datasheet PDF文件第7页 
April 1988  
Revised September 2000  
74F109  
Dual JK Positive Edge-Triggered Flip-Flop  
Asynchronous Inputs:  
General Description  
LOW input to SD sets Q to HIGH level  
LOW input to CD sets Q to LOW level  
The F109 consists of two high-speed, completely indepen-  
dent transition clocked JK flip-flops. The clocking operation  
is independent of rise and fall times of the clock waveform.  
The JK design allows operation as a D-type flip-flop (refer  
to F74 data sheet) by connecting the J and K inputs.  
Clear and Set are independent of clock  
Simultaneous LOW on CD and SD makes  
both Q and Q HIGH  
Ordering Code:  
Order Number Package Number  
Package Description  
74F109SC  
74F109SJ  
74F109PC  
M16A  
M16D  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 2000 Fairchild Semiconductor Corporation  
DS009471  
www.fairchildsemi.com  

与74F109SC_NL相关器件

型号 品牌 获取价格 描述 数据表
74F109SCQR FAIRCHILD

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109SCX TI

获取价格

F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74F109SCX_NL FAIRCHILD

获取价格

J-Kbar Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Out
74F109SJ TI

获取价格

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop
74F109SJ FAIRCHILD

获取价格

Dual JK Positive Edge-Triggered Flip-Flop
74F109SJ NSC

获取价格

Dual JK Positive Edge-Triggered Flip-Flop
74F109SJX TI

获取价格

F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74F10D YAGEO

获取价格

NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, PDSO14
74F10DC FAIRCHILD

获取价格

NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERAMIC, DIP-14
74F10DCQM FAIRCHILD

获取价格

NAND Gate, TTL, CDIP14,