Datasheet > 74AUP2G00

74AUP2G00

更新时间： 2023-12-06 19:51:56

品牌	Logo	应用领域
美台 - DIODES		栅
页数	文件大小	规格书
9页	254K
描述
Dual 2 Input NAND Logic Gates

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G00 数据手册

74AUP2G00

Electrical Characteristics (continued)

T_A= -40°C to +125°C

Symbol

Parameter

Test Conditions

Unit

V_CC

Min

0.80 X V_CC

0.70 X V_CC

1.6

Max

—

0.8V to 1.65V

1.65V to 1.95V

2.3V to 2.7V

3.0V to 3.6V

0.8V to 1.65V

—

High-Level Input Voltage

V_IH

—

2.0

—

0.25 X V_CC

0.30 X V_CC

0.7

—

1.65V to 1.95V

2.3V to 2.7V

3.0V to 3.6V

0.8V to 3.6V

Low-Level Input Voltage

V_IL

—

0.9

—

I_OH= -20μA

V_CC– 0.11

0.6 X V_CC

0.93

1.1V

1.4V

—

I_OH= -1.1mA

I_OH= -1.7mA

1.65V

1.17

—

I_OH= -1.9mA

High-Level Output Voltage

V_OH

1.77

1.67

2.40

2.30

—

I_OH= -2.3mA

2.3V

—

I_OH= -3.1mA

—

I_OH= -2.7mA

—

I_OH= -4mA

0.8V to 3.6V

1.1V

0.11

0.33 X V_CC

0.41

0.39

0.36

0.50

0.36

0.50

± 0.75

± 1.0

± 2.5

3.0

I_OL= 20μA

—

I_OL= 1.1mA

1.4V

—

I_OL= 1.7mA

1.65V

—

I_OL= 1.9mA

Low-Level Input Voltage

V_OL

—

I_OL= 2.3mA

2.3V

—

I_OL= 3.1mA

—

I_OL= 2.7mA

—

I_OL= 4mA

Input Current

0V to 3.6V

—

μA

I_I

A or B Input, V_I= GND to 3.6V

V_Ior V_O= 0V to 3.6V

V_I= GND or V_CC, I_O= 0

Power Down Leakage Current

Delta Power Down Leakage Current

Supply Current

—

I_OFF

∆I_OFF

I_CC

0V to 0.2V

0.8V to 3.6V

—

Input at V_CC–0.6V Other Inputs

at V_CCor GND

Additional Supply Current

3.3V

—

μA

∆I_CC

Operating and Package Characteristics (@T_A= +25°C, unless otherwise specified.)

Test

Conditions

Parameter

Typ

Unit

V_CC

0.8V

5.1

5.2

5.5

5.7

6.0

2.0

1.2V ± 0.1V

1.5V ± 0.1V

1.8V ± 0.15V

2.5V ± 0.2V

3.3V ± 0.3V

0V or 3.3V

Power Dissipation

Capacitance

f = 1MHz

No Load

C_pd

Input Capacitance

C_i

V_i= V_CCor GND

Thermal Resistance

Junction-to-Ambient

X2-DFN1210-8

(Note 9)

—

395

236

°C/W

θ_JA

Thermal Resistance

Junction-to-Case

°C/W

θ_JC

Note:

9. Test condition, X2-DFN1210-8 device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.

5 of 9

www.diodes.com

January 2015

74AUP2G00

Document number: DS36139 Rev 2 - 2

1 2 3 456 7 8 9

下载PDF

与74AUP2G00相关器件

型号	品牌	描述	获取价格	数据表
74AUP2G00DC	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00DC	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格
74AUP2G00DC-G	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00DC-Q100	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格
74AUP2G00GD	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00GD,125	NXP	74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin	获取价格