Datasheet > 74AUP2G00

74AUP2G00

更新时间： 2023-12-06 19:51:56

品牌	Logo	应用领域
美台 - DIODES		栅
页数	文件大小	规格书
9页	254K
描述
Dual 2 Input NAND Logic Gates

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G00 数据手册

74AUP2G00

Ordering Information

74AUP2G 00 XXX -7

Function

Logic Device

Package

Packing

74 : Logic Prefix

AUP : 0.8 to 3.6 V

Logic Family

00 : 2-Input

RA3 : X2-DFN1210-8

-7 : 7” Tape & Reel

NAND Gates

2G : Dual Gate

7” Tape and Reel

Package

(Notes 4 & 5)

Package

Size

Package

Device

Code

Part Number

Quantity

Suffix

1.2mm X 1.0mm X 0.35mm

0.3 mm lead pitch

74AUP2G00RA3-7

RA3

X2-DFN1210-8

5,000/Tape & Reel

-7

Notes: 4. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at

http://www.diodes.com/datasheets/ap02001.pdf.

5. The taping orientation is located on our website at http://www.diodes.com/datasheets/ap02007.pdf.

Pin Descriptions

Pin Name

Pin No.

Function

Data Input

Data Output

Ground

GND

Data Input

Data Output

Supply Voltage

V_CC

Logic Diagram

Function Table

Inputs

Output

2 of 9

www.diodes.com

January 2015

74AUP2G00

Document number: DS36139 Rev 2 - 2

123 4 5 6 7...9

下载PDF

与74AUP2G00相关器件

型号	品牌	描述	获取价格	数据表
74AUP2G00DC	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00DC	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格
74AUP2G00DC-G	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00DC-Q100	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格
74AUP2G00GD	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00GD,125	NXP	74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin	获取价格