5秒后页面跳转
74AUP1Z125GW PDF预览

74AUP1Z125GW

更新时间: 2024-01-30 08:24:41
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
27页 122K
描述
Low-power X-tal driver with enable and internal resistor

74AUP1Z125GW 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOT-363包装说明:PLASTIC, ROHS COMPLIANT, SOT-363, SC-88, 6 PIN
针数:6Reach Compliance Code:unknown
风险等级:5.42系列:AUP/ULP/V
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:1
功能数量:1端口数量:2
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):17.9 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:TIN
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1Z125GW 数据手册

 浏览型号74AUP1Z125GW的Datasheet PDF文件第4页浏览型号74AUP1Z125GW的Datasheet PDF文件第5页浏览型号74AUP1Z125GW的Datasheet PDF文件第6页浏览型号74AUP1Z125GW的Datasheet PDF文件第8页浏览型号74AUP1Z125GW的Datasheet PDF文件第9页浏览型号74AUP1Z125GW的Datasheet PDF文件第10页 
74AUP1Z125  
Philips Semiconductors  
Low-power X-tal driver with enable and internal resistor  
Table 7.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
CI  
input capacitance  
X1 input  
VCC = 0 V to 3.6 V;  
VI = GND or VCC  
-
1.5  
-
pF  
EN input  
VCC = 0 V to 3.6 V;  
VI = GND or VCC  
-
0.8  
-
pF  
CO  
output capacitance  
X2 output  
VO = GND; VCC = 0 V  
Y output  
-
-
1.8  
1.7  
-
-
pF  
pF  
VO = GND; VCC = 0 V  
Tamb = 40 °C to +85 °C  
VIH HIGH-level input voltage  
X1 input  
VCC = 0.8 V to 3.6 V  
EN input  
0.75 × VCC  
-
-
V
VCC = 0.8 V  
0.70 × VCC  
0.65 × VCC  
1.6  
-
-
-
-
-
-
-
-
V
V
V
V
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
X1 input  
2.0  
VIL  
LOW-level input voltage  
VCC = 0.8 V to 3.6 V  
EN input  
-
-
0.25 × VCC  
V
VCC = 0.8 V  
-
-
-
-
-
-
-
-
0.30 × VCC  
0.35 × VCC  
0.7  
V
V
V
V
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
0.9  
74AUP1Z125_1  
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.  
Product data sheet  
Rev. 01 — 3 August 2006  
7 of 27  

与74AUP1Z125GW相关器件

型号 品牌 描述 获取价格 数据表
74AUP1Z125GW-G NXP IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-36

获取价格

74AUP2G00 NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00 DIODES Dual 2 Input NAND Logic Gates

获取价格

74AUP2G00DC NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00DC NEXPERIA Low-power dual 2-input NAND gateProduction

获取价格

74AUP2G00DC-G NXP Low-power dual 2-input NAND gate

获取价格