Datasheet > 74AUP1T98GS

74AUP1T98GS

更新时间： 2023-09-03 20:35:22

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
17页	260K
描述
Low-power configurable gate with voltage-level translatorProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1T98GS 数据手册

74AUP1T98

Low-power configurable gate with voltage-level translator

Rev. 8 — 17 July 2023

Product data sheet

1. General description

The 74AUP1T98 is a configurable multiple function gate with level translating, Schmitt-trigger

inputs. The device can be configured as any of the following logic functions MUX, AND, OR,

NAND, NOR, inverter and buffer; using the 3-bit input. All inputs can be connected directly to V_CC

or GND. Low threshold Schmitt trigger inputs allow these devices to be driven by 1.8 V logic levels

in 3.3 V applications.

This device ensures very low static and dynamic power consumption across the entire V_CCrange

from 2.3 V to 3.6 V. This device is fully specified for partial power down applications using I_OFF. The

I_OFFcircuitry disables the output, preventing the potentially damaging backflow current through the

device when it is powered down.

2. Features and benefits

•

Wide supply voltage range from 2.3 V to 3.6 V

•

CMOS low power dissipation

High noise immunity

Complies with JEDEC standards

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

•

Low static power consumption; I_CC= 1.5 μA (maximum)

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Overvoltage tolerant inputs to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...17

中文翻译

下载PDF

与74AUP1T98GS相关器件

型号	品牌	获取价格	描述	数据表
74AUP1T98GW	NXP	获取价格	Low-power configurable gate with voltage-level translator
74AUP1T98GW	NEXPERIA	获取价格	Low-power configurable gate with voltage-level translatorProduction
74AUP1T98GW,125	NXP	获取价格	74AUP1T98 - Low-power configurable gate with voltage-level translator TSSOP 6-Pin
74AUP1T98GW-G	NXP	获取价格	IC,LOGIC GATE,2-IN MULTI-FUNC,CMOS,TSSOP,6PIN,PLASTIC
74AUP1T98GW-Q100	NEXPERIA	获取价格	Low-power configurable gate with voltage-level translator
74AUP1T98-Q100	NEXPERIA	获取价格	Low-power configurable gate with voltage-level translator
74AUP1Z04	NXP	获取价格	Low-power X-tal driver with enable and internal resistor
74AUP1Z04_1	NXP	获取价格	Low-power X-tal driver with enable and internal resistor
74AUP1Z04GF	NXP	获取价格	Low-power X-tal driver with enable and internal resistor
74AUP1Z04GF-H	NXP	获取价格	IC,MISCELLANEOUS CLOCK GENERATOR,LLCC,6PIN,PLASTIC