5秒后页面跳转
74AUP1T98GW PDF预览

74AUP1T98GW

更新时间: 2024-01-03 15:23:19
品牌 Logo 应用领域
恩智浦 - NXP 转换器电平转换器
页数 文件大小 规格书
17页 92K
描述
Low-power configurable gate with voltage-level translator

74AUP1T98GW 数据手册

 浏览型号74AUP1T98GW的Datasheet PDF文件第2页浏览型号74AUP1T98GW的Datasheet PDF文件第3页浏览型号74AUP1T98GW的Datasheet PDF文件第4页浏览型号74AUP1T98GW的Datasheet PDF文件第5页浏览型号74AUP1T98GW的Datasheet PDF文件第6页浏览型号74AUP1T98GW的Datasheet PDF文件第7页 
74AUP1T98  
Low-power configurable gate with voltage-level translator  
Rev. 01 — 6 March 2008  
Product data sheet  
1. General description  
The 74AUP1T98 provides low-power, low-voltage configurable logic gate functions. The  
output state is determined by eight patterns of 3-bit input. The user can choose the logic  
functions MUX, AND, OR, NAND, NOR, inverter and buffer. All inputs can be connected to  
VCC or GND.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 2.3 V to 3.6 V.  
The 74AUP1T98 is designed for logic-level translation applications with input switching  
levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single  
2.5 V or 3.3 V supply voltage.  
The wide supply voltage range ensures normal operation as battery voltage drops from  
3.6 V to 2.3 V.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across  
the entire VCC range.  
2. Features  
I Wide supply voltage range from 2.3 V to 3.6 V  
I High noise immunity  
I ESD protection:  
N HBM JESD22-A114E Class 3A exceeds 5000 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM JESD22-C101C exceeds 1000 V  
I Low static power consumption; ICC = 1.5 µA (maximum)  
I Latch-up performance exceeds 100 mA per JESD 78 Class II  
I Inputs accept voltages up to 3.6 V  
I Low noise overshoot and undershoot < 10 % of VCC  
I IOFF circuitry provides partial Power-down mode operation  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  

74AUP1T98GW 替代型号

型号 品牌 替代类型 描述 数据表
74AUP1T98GW NEXPERIA

类似代替

Low-power configurable gate with voltage-level translatorProduction
74AUP1T98GW,125 NXP

类似代替

74AUP1T98 - Low-power configurable gate with voltage-level translator TSSOP 6-Pin

与74AUP1T98GW相关器件

型号 品牌 获取价格 描述 数据表
74AUP1T98GW,125 NXP

获取价格

74AUP1T98 - Low-power configurable gate with voltage-level translator TSSOP 6-Pin
74AUP1T98GW-G NXP

获取价格

IC,LOGIC GATE,2-IN MULTI-FUNC,CMOS,TSSOP,6PIN,PLASTIC
74AUP1T98GW-Q100 NEXPERIA

获取价格

Low-power configurable gate with voltage-level translator
74AUP1T98-Q100 NEXPERIA

获取价格

Low-power configurable gate with voltage-level translator
74AUP1Z04 NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z04_1 NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z04GF NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z04GF-H NXP

获取价格

IC,MISCELLANEOUS CLOCK GENERATOR,LLCC,6PIN,PLASTIC
74AUP1Z04GM NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z04GM NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistorProduction