5秒后页面跳转
74AUP1T34GW-Q100,125 PDF预览

74AUP1T34GW-Q100,125

更新时间: 2024-02-25 13:48:59
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
18页 119K
描述
Buffer, AUP/ULP/V Series, 1-Func, 1-Input, CMOS, PDSO5

74AUP1T34GW-Q100,125 技术参数

生命周期:Active包装说明:TSSOP,
Reach Compliance Code:unknown风险等级:5.61
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G5
长度:2.05 mm逻辑集成电路类型:BUFFER
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):33.5 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.1 V
标称供电电压 (Vsup):1.2 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:1.25 mm
Base Number Matches:1

74AUP1T34GW-Q100,125 数据手册

 浏览型号74AUP1T34GW-Q100,125的Datasheet PDF文件第2页浏览型号74AUP1T34GW-Q100,125的Datasheet PDF文件第3页浏览型号74AUP1T34GW-Q100,125的Datasheet PDF文件第4页浏览型号74AUP1T34GW-Q100,125的Datasheet PDF文件第5页浏览型号74AUP1T34GW-Q100,125的Datasheet PDF文件第6页浏览型号74AUP1T34GW-Q100,125的Datasheet PDF文件第7页 
74AUP1T34-Q100  
Low-power dual supply translating buffer  
Rev. 1 — 5 June 2013  
Product data sheet  
1. General description  
The 74AUP1T34-Q100 provides a single buffer with two separate supply voltages. Input A  
is designed to track VCC(A). Output Y is designed to track VCC(Y). Both, VCC(A) and VCC(Y)  
accepts any supply voltage from 1.1 V to 3.6 V. This feature allows universal low voltage  
interfacing between any of the 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V voltage nodes.  
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 1.1 V to 3.6 V. This device ensures a very low  
static and dynamic power consumption across the entire VCC range from 1.1 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.1 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 Class 3A. Exceeds 5000 V  
HBM JESD22-A114F Class 3A. Exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Wide supply voltage range:  
VCC(A): 1.1 V to 3.6 V  
VCC(Y): 1.1 V to 3.6 V  
Low static power consumption; ICC = 0.9 A (maximum)  
Each port operates over the full 1.1 V to 3.6 V power supply range  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  

与74AUP1T34GW-Q100,125相关器件

型号 品牌 描述 获取价格 数据表
74AUP1T34GW-Q100H NXP 74AUP1T34-Q100 - Low-power dual supply translating buffer TSSOP 5-Pin

获取价格

74AUP1T34GX NEXPERIA Low-power dual supply translating bufferProduction

获取价格

74AUP1T34Q DIODES Single Bit Dual Power Supply Translating Buffer with 3 State Outputs

获取价格

74AUP1T34-Q100 NEXPERIA Low-power dual supply translating buffer

获取价格

74AUP1T45 NXP Low-power dual supply translating transceiver; 3-state

获取价格

74AUP1T45GF NXP Low-power dual supply translating transceiver; 3-state

获取价格