Datasheet > 74AUP1T14GX

74AUP1T14GX

更新时间： 2024-10-29 11:11:43

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
14页	229K
描述
Low-power inverter with voltage-level translatorProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1T14GX 数据手册

Nexperia

74AUP1T14

Low-power inverter with voltage-level translator

EXT

5 kΩ

DUT

001aac521

Test data is given in Table 10.

Definitions for test circuit:

R_L= Load resistance;

C_L= Load capacitance including jig and probe capacitance;

R_T= Termination resistance should be equal to the output impedance Z_oof the pulse generator;

V_EXT= External voltage for measuring switching times.

Fig. 7. Test circuit for measuring switching times

Table 10. Test data

Supply voltage

V_CC

Load

V_EXT

C_L

R_L[1]

t_PLH, t_PHL

open

t_PZH, t_PHZ

t_PZL, t_PLZ

2.3 V to 3.6 V

5 pF, 10 pF, 15 pF and 30 pF

5 kΩ or 1 MΩ

GND

2 × V_CC

[1] For measuring enable and disable times R_L= 5 kΩ.

For measuring propagation delays, setup and hold times and pulse width R_L= 1 MΩ.

74AUP1T14

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 25 January 2022

9 / 14

1...6 7 8910 11 12...14

中文翻译

下载PDF

与74AUP1T14GX相关器件

型号	品牌	获取价格	描述	数据表
74AUP1T17GW	NEXPERIA	获取价格	Low-power buffer with voltage-level translatorProduction
74AUP1T17GX	NEXPERIA	获取价格	Low-power buffer with voltage-level translatorProduction
74AUP1T32	NEXPERIA	获取价格	Low-power 2-input OR-gate with voltage-level translator
74AUP1T32GW	NEXPERIA	获取价格	Low-power 2-input OR-gate with voltage-level translator
74AUP1T32GX	NEXPERIA	获取价格	Low-power 2-input OR-gate with voltage-level translator
74AUP1T34	NXP	获取价格	Low-power dual supply translating buffer
74AUP1T34	DIODES	获取价格	Single Bit Dual Power Supply Translating Buffer with 3 State Outputs
74AUP1T34GF	NXP	获取价格	Low-power dual supply translating buffer
74AUP1T34GM	NXP	获取价格	Low-power dual supply translating buffer
74AUP1T34GM	NEXPERIA	获取价格	Low-power dual supply translating bufferProduction